




Mosaic Semiconductor Inc.

1,048,576 bit CMOS High Speed Static RAM

**Features**

- Ultra Fast access times of 30/35/45/55/70 ns.
- Configurable as 32 / 16 / 8 bit wide output.
- Operating Power 2640 / 1375 / 770 mW (maximum)
- Standby Power 11 mW (maximum)
- Pin grid array gives 2:1 improvement over DIL.
- Package Suitable for Thermal Ladder Applications.
- On board decoupling capacitors.
- Battery back-up capability.
- May be processed to MIL-STD-883, method 5004 non-compliant.

**Block Diagram**




**32K x 32 SRAM**

PUMA 2S1010-030/35/45/55/70

Issue 2.0 : May 1992

**PRELIMINARY**


**Pin Definition**



**Pin Functions**

- A0 -A14** Address Inputs
- D0-D31** Data Inputs/Outputs
- CS1-4** Chip Select
- OE** Output Enable
- WE1-4** Write Enable
- NC** No Connect
- V<sub>cc</sub>** Power (+5V)
- GND** Ground

**Package Details Dimensions in mm (inches).**



**Absolute Maximum Ratings** <sup>(1)</sup>

Voltage on any pin relative to $V_{SS}$ <sup>(2)</sup>	$V_T$	-0.5V to +7	V
Power Dissipation	$P_T$	1	W
Storage Temperature	$T_{STG}$	-55 to +150	°C

Notes (1) Stresses above those listed may cause permanent damage to the module. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 2.5V for less than 10ns.

**Recommended Operating Conditions**

		<i>min</i>	<i>typ</i>	<i>max</i>	
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Input High Voltage	$V_{HI}$	2.2	-	$V_{CC}+0.5$	V
Input Low Voltage	$V_{LI}$	-0.5	-	0.8	V
Operating Temperature	$T_A$	0	-	70	°C
	$T_{AL}$	-40	-	85	°C (suffix I)
	$T_{AM}$	-55	-	125	°C (suffix M, MB)

**DC Electrical Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ )

Parameter	Symbol	Test Condition	030/35		45/55/70		Unit
			<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	
I/P Leakage Current	A0~14, $\overline{OE}$	$I_{LH}$	$V_{IN} = 0V$ to $V_{CC}$	-	8	-	8 $\mu\text{A}$
	$\overline{WE}^{(2)}$ , $\overline{CS}^{(2)}$	$I_{L2}$	$V_{IN} = 0V$ to $V_{CC}$	-	2	-	2 $\mu\text{A}$
Output Leakage Current	32 bit	$I_{LO}$	$\overline{CS}^{(2)} = V_{HI}$ or $\overline{OE} = V_{HI}$ , $V_{IO} = 0V$ to $V_{CC}$	-	2	-	2 $\mu\text{A}$
Operating Supply Current	32 bit	I	$\overline{CS}^{(2)} = V_{LI}$ , inputs static	-	250	-	250 mA
Average Supply Current	32 bit	$I_{CC32}$	$\overline{CS}^{(2)} = V_{LI}$ , Min. cycle, $I_{IO} = 0\text{mA}$	-	480	-	380 mA
	16 bit	$I_{CC16}$	As above	-	250	-	200 mA
	8 bit	$I_{CC8}$	As above	-	140	-	115 mA
Standby Supply Current	TTL	$I_{SB}$	$\overline{CS}^{(2)} = V_{HI}$ , minimum cycle.	-	30	-	30 mA
	CMOS	$I_{SB1}$	$\overline{CS}^{(2)} \geq V_{CC} - 0.2V$ , $0.2V \geq V_{IN} \geq V_{CC} - 0.2V$	-	2	-	2 mA
Output Voltage Low		$V_{OL}$	$I_{OL} = 8.0\text{mA}$	-	0.4	-	0.4 V
Output Voltage High		$V_{OH}$	$I_{OH} = -4.0\text{mA}$	2.4	-	2.4	- V

Notes (1) Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25^\circ\text{C}$  and specified loading.

(2)  $\overline{CS}$  and  $\overline{WE}$  above are accessed through  $\overline{CS1-4}$  and  $\overline{WE1-4}$  respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

**Capacitance** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ )

Parameter	Symbol	Test Condition	<i>typ</i>	<i>max</i>	Unit
Input Capacitance	Address, $\overline{OE}$	$C_{IN1}$	$V_{IN} = 0V$	-	34 pF
	$\overline{WE1-4}$ , $\overline{CS1-4}$	$C_{IN2}$	$V_{IN} = 0V$	-	22 pF
I/O Capacitance:	32 bit mode	$C_{IO32}$	$V_{IO} = 0V$	-	17 pF
	16 bit mode	$C_{IO16}$	$V_{IO} = 0V$	-	24 pF
	8 bit mode	$C_{IO8}$	$V_{IO} = 0V$	-	38 pF

Note: This parameter is calculated and not measured.

## Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S1010.

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	$V_{CC}$ Current	I/O Pin	Reference Cycle
Not Selected	1	X	X	$I_{SB}, I_{SB1}$	High Z	-
Read	0	0	1	$I_{CC}$	$D_{OUT}$	Read Cycle 1,2,3
Write	0	1	0	$I_{CC}$	$D_{IN}$	Write Cycle 1
Write	0	0	0	$I_{CC}$	$D_{IN}$	Write Cycle 2

1 =  $V_{H}$

0 =  $V_{L}$


X = Don't Care

Note:  $\overline{CS}$  is accessed through  $\overline{CS1-4}$ , and  $\overline{WE}$  is accessed through  $\overline{WE1-4}$ . For correct operation,  $\overline{CS1-4}$  must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.  $\overline{WE1-4}$  must also be operated in the same manner.

## AC Test Conditions

- \* Input pulse levels: 0V to 3.0V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: see diagram
- \*  $V_{CC} = 5V \pm 10\%$
- \* Module is tested in 32 bit mode.

## Output Load




**Electrical Characteristics & Recommended AC Operating Conditions**

**Read Cycle**


Parameter	Symbol	-30		-35		Unit
		min	max	min	max	
Read Cycle Time	$t_{RC}$	30	-	35	-	ns
Address Access Time	$t_{AA}$	-	30	-	35	ns
Chip Select Access Time	$t_{ACS}$	-	30	-	35	ns
Output Enable to Output Valid	$t_{OE}$	-	12	-	15	ns
Output Hold from Address Change	$t_{OH}$	3	-	3	-	ns
Chip Selection to Output in Low Z <sup>(5)</sup>	$t_{CLZ}$	3	-	3	-	ns
Output Enable to Output in Low Z <sup>(5)</sup>	$t_{OLZ}$	0	-	0	-	ns
Chip Deselection to Output in High Z <sup>(5)</sup>	$t_{CHZ}$	0	12	0	15	ns
Output Disable to Output in High Z <sup>(5)</sup>	$t_{OHZ}$	0	12	0	15	ns

Parameter	Symbol	-45		-55		-70		Unit
		min	max	min	max	min	max	
Read Cycle Time	$t_{RC}$	45	-	55	-	70	-	ns
Address Access Time	$t_{AA}$	-	45	-	55	-	70	ns
Chip Select Access Time	$t_{ACS}$	-	45	-	55	-	60	ns
Output Enable to Output Valid	$t_{OE}$	-	20	-	25	-	30	ns
Output Hold from Address Change	$t_{OH}$	3	-	3	-	3	-	ns
Chip Selection to Output in Low Z <sup>(5)</sup>	$t_{CLZ}$	3	-	3	-	3	-	ns
Output Enable to Output in Low Z <sup>(5)</sup>	$t_{OLZ}$	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z <sup>(5)</sup>	$t_{CHZ}$	0	20	0	25	0	30	ns
Output Disable to Output in High Z <sup>(5)</sup>	$t_{OHZ}$	0	20	0	25	0	30	ns


**Read Cycle 1 Timing Waveform<sup>(1)</sup>**



**Read Cycle 2 Timing Waveform** (1) (2) (4)




**Read Cycle 3 Timing Waveform** (1) (3) (4)




- Notes: (1)  $\overline{WE}$  is High for Read Cycle.  
 (2) Device is continuously selected,  $\overline{CS}=V_{IL}$ .  
 (3) Address valid prior to or coincident with  $\overline{CS}$  transition Low.  
 (4)  $\overline{OE}=V_{IL}$ .  
 (5)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

**Write Cycle 1 Timing Waveform (OE Clock)**



**Write Cycle 2 Timing Waveform (OE Low Fixed)**



**AC Write Characteristics Notes**


- (1) A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- (2)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
- (5)  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_L$ )
- (6)  $Dout$  is in the same phase as written data of this write cycle.
- (7)  $Dout$  is the read data of next address.
- (8) If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9)  $\overline{WE}$  must be high during all address transitions except when the device is deselected with  $\overline{CS}$ .
- (10)  $t_{WRZ}$  and  $t_{OZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

**Low  $V_{CC}$  Data Retention Characteristics -L version only**

Parameter	Symbol	Test Condition	min	max	Unit
$V_{CC}$ for Data Retention	$V_{DR}$	$\overline{CS} \geq V_{CC}-0.2V$	2.0	-	V
Data Retention Current	$I_{CCDR1}$	$V_{CC} = 3.0V, \overline{CS} \geq V_{CC}-0.2V, T_{OP} = T_A$	-	8	$\mu A$
	$I_{CCDR2}$	$V_{CC} = 3.0V, \overline{CS} \geq V_{CC}-0.2V, T_{OP} = T_M$	-	TBA	$\mu A$
	$I_{CCDR3}$	$V_{CC} = 3.0V, \overline{CS} \geq V_{CC}-0.2V, T_{OP} = T_{AM}$	-	450	$\mu A$
Chip Deselect to Data Retention Time	$t_{CDR}$	See Retention Waveform	0	-	ns
Operation Recovery Time	$t_R$	See Retention Waveform	$t_{RC}$	-	ns

Notes (1) Typical figures measured at 25°C

**Data Retention Waveform**




**Military Screening Procedure**

**MultiChip Screening Flow** for high reliability non-compliant product processed to Mil-Std-883 Method 5004 shown below.

<b>MB MULTICHIP MODULE SCREENING FLOW</b>		
<b>SCREEN</b>	<b>TEST METHOD</b>	<b>LEVEL</b>
<b>Visual and Mechanical</b> Internal visual Temperature cycle Constant acceleration	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles, -65°C to +150°C) 2001 Condition B (Y <sub>1</sub> only) (10,000g)	100% 100% 100%
<b>Burn-In</b> Pre-Burn-in electrical Burn-in	Per applicable device specifications at T <sub>A</sub> =+25°C Method 1015, Condition D, T <sub>A</sub> =+125°C, 160hrs min	100% 100%
<b>Final Electrical Tests</b> Static (dc)  Functional  Switching (ac)	Per applicable Device Specification a) @ T <sub>A</sub> =+25°C and power supply extremes b) @ temperature and power supply extremes a) @ T <sub>A</sub> =+25°C and power supply extremes b) @ temperature and power supply extremes a) @ T <sub>A</sub> =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100% 100% 100% 100% 100%
<b>Percent Defective allowable (PDA)</b>	Calculated at post burn-in at T <sub>A</sub> =+25°C	10%
<b>Hermeticity</b> Fine Gross	1014 Condition A Condition C	100% 100%
<b>Quality Conformance</b>	Per applicable Device Specification	Sample
<b>External Visual</b>	2009 Per vendor or customer specification	100%

**Ordering Information**

**PUMA 2S1010LMB-030**



8



*mosaic*

Mosaic  
Semiconductor  
Inc.

7420 Carroll Road  
San Diego, CA 92121  
Tel: (619) 714-5555  
Fax: (619) 714-6058

The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.

9

OCT 5 1992

032037 ✓ - R