


■ DESCRIPTION

The SRM21256_{45/55} is a 65,536 word x 4 bits asynchronous, static, random access memory fabricated using an advanced CMOS technology. The asynchronous and static nature of the memory requires no external clock or refresh circuit. Input and output ports are TTL compatible and the three-state output allows easy expansion of memory capacity.

■ FEATURES

- Fast access time SRM21256₄₅ 45ns (Max)
SRM21256₅₅ 55ns (Max)
- Low supply current Standby : 3mA (Typ)
Operation: 120mA (Max)
- Completely static No clock required
- Single power supply 5V ± 10%
- TTL compatible inputs and outputs
- 3-state output
- Package SRM20256N_{45/55} 24-pin Skinny DIP
(300 mil plastic package)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION

SRM21256N	1	24	V _{DD}
A0	2	23	A15
A1	3	22	A14
A2	4	21	A13
A3	5	20	A12
A4	6	19	A11
A5	7	18	A10
A6	8	17	I/O4
A7	9	16	I/O3
A8	10	15	I/O2
A9	11	14	I/O1
CS	12	13	WE
V _{SS}			

■ PIN DESCRIPTION

A0 to A15	Address Input
WE	Write Enable
CS	Chip Select
I/O1 to 4	Data Input/Output
V _{DD}	Power Supply (+ 5V)
V _{SS}	Power Supply (OV)

■ ABSOLUTE MAXIMUM RATINGS(V_{SS}=0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	-0.5 to 7.0	V
Input voltage	V _I	-0.5* to 7.0	V
Input/Output voltage	V _{I/O}	-0.5* to V _{DD} +0.3	V
Power dissipation	P _D	1.0	W
Operating temperature	T _{opr}	0 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (Lead only)	—

* V_I, V_{I/O}(Min) = -3.0V when pulse width is ≤ 20ns**■ DC RECOMMENDED OPERATING CONDITIONS**(V_{SS}=0V, Ta=0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
	V _{SS}		0	0	0	V
Input voltage	V _{IH}		2.2	—	V _{DD} +0.3	V
	V _{IL}		-0.3*	—	0.8	V

* V_{IL}(Min) = -3.0V when pulse width is ≤ 20ns**■ ELECTRICAL CHARACTERISTICS****● DC Electrical Characteristics**(V_{DD}=5V ± 10%, V_{SS}=0V, Ta=0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input leakage	I _{LI}	V _I =0 to V _{DD}	-1	—	1	μA
Standby supply current	I _{DDS}	CS=V _{IH}	—	—	10	mA
	I _{DDSI}	CS≥V _{DD} -0.2V	—	—	2	mA
Average operating current	I _{DDA}	V _I =V _{IL} , V _{IH} I _{I/O} =0mA t _{cyc} =Min	—	—	120	mA
Output leakage	I _{LO}	CS=V _{IH} or WE=V _{IL} V _{I/O} =0 to V _{DD}	-1	—	1	μA
High level output voltage	V _{OH}	I _{OH} =-4.0mA	2.4	—	—	V
Low level output voltage	V _{OL}	I _{OL} =8.0mA	—	—	0.4	V

● Terminal Capacitance

(f=1MHz, Ta=25°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Address Capacitance	C _{ADD}		—	—	10	pF
Input Capacitance	C _I		—	—	10	pF
I/O Capacitance	C _{I/O}		—	—	10	pF

■ AC ELECTRICAL CHARACTERISTICS**O Read Cycle**(V_{DD}=5V ± 10%, V_{SS}=0V, TA=0 to 70°C)

Parameter	Symbol	Conditions	SRM2125645		SRM2125655		Unit
			Min	Max	Min	Max	
Read cycle time	t _{RC}		45	—	55	—	ns
Address access time	t _{ACC}	*1	—	45	—	55	ns
CS access time	t _{ACS}		—	45	—	55	ns
CS output set time	t _{TCLZ}	*2	5	—	5	—	ns
CS output floating time	t _{TCHZ}		0	20	0	25	ns
Output hold time	t _{OH}	*1	5	—	5	—	ns


○ Write Cycle

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_A = 0 to 70°C)

Parameter	Symbol	Conditions	SRM2125645		SRM2125655		Unit
			Min	Max	Min	Max	
Write cycle time	t _{WC}	*1	45	—	55	—	ns
Chip select time	t _{CW}		40	—	50	—	ns
Address valid to end of write	t _{AW}		40	—	50	—	ns
Address setup time	t _{AS}		0	—	0	—	ns
Write pulse width	t _{WP}		35	—	45	—	ns
Address hold time	t _{WR}		0	—	0	—	ns
Input data set time	t _{DW}		20	—	25	—	ns
Input data hold time	t _{DH}		0	—	0	—	ns
Write to output floating	t _{WHZ}	*2	0	20	0	25	ns
Output active from end of write	t _{OW}		0	—	10	—	ns

*1 Test Conditions


- 1 . Input pulse level: V_{SS} to 3.0V
- 2 . t_z = t_f = 5ns
- 3 . Input and output timing reference levels: 1.5V
- 4 . Output load C_L = 30pF



* Including scope and jig.




*2 Test Conditions

- 1 . Input pulse level: V_{SS} to 3.0V
- 2 . t_z = t_f = 5ns
- 3 . Input timing reference levels: 1.5V
- 4 . Output timing reference levels: ± 200mV (the level displaced from stable output voltage level)
- 5 . Output load C_L = 5pF



* Including scope and jig.

● Timing Chart



Note : During read cycle time, WE should be "H" level.

■FUNCTIONS**●Truth Table**

\overline{CS}	\overline{WE}	A0 to A15	DATA I/O	Mode	I_{DD}
H	*	*	Hi-Z	Standby	I_{DDS}, I_{DDSI}
L	L	Stable	D _{IN}	Write	I_{DDA}
L	H	Stable	D _{OUT}	Read	I_{DDA}

* : "H" or "L"

●Read Mode

The Data appear when the address is setted while holding $\overline{CS} = "L"$, and $\overline{WE} = "H"$.

●Write Mode

There are following 3 ways of writing data into memory.

- (1) Hold $\overline{WE} = "L"$, set address and give "L" pulse to \overline{CS} .
- (2) Hold $CS = "L"$, set address and give "L" pulse to \overline{WE} .
- (3) After setting addresses, give "L" pulse to both \overline{CS} and \overline{WE} .

In above any case, data on the DATA I/O terminals are latched up into the SRM21256 when \overline{CS} or \overline{WE} is in positive-going. Since DATA I/O terminals are high impedance when $\overline{CS} = "H"$, the contention on the data bus can be avoided.




●Standby Mode

When \overline{CS} is "H" the SRM21256 is in the stand-by mode. In this case, Data I/O terminals are in Hi-Z, so that all inputs of addresses, \overline{WE} and data can be any "H" or "L".

■PACKAGE DIMENSIONS

N24

24-pin DIP

unit : inch
(mm)

■CHARACTERISTICS CURVES

Under measurement