

#### 64K X 18 BURST SRAM

#### **Features**

- 64K x 18 Synchronous Burst Mode SRAM
- 0.5μ CMOS Technology
- Synchronous Burst Mode of Operation Compatible with PowerPC<sup>™</sup> Processors
- Single  $+3.3V \pm 5\%$  Power Supply and Ground
- LVTTL I/O Compatible
- 5V Tolerant I/OCommon I/O
- Asynchronous Output Enable

- Registered Addresses, Data Ins and Control Signals
- Self-Timed Write Operation and Byte Write Capability
- Low Power Dissipation
  - 780mW Active at 66MHz
  - 90 mW Standby
- 52 Pin PLCC Package

#### **Description**


IBM Microelectronics 1M SRAM is a Synchronous Burstable, high performance CMOS Static RAM that is versatile, wide I/O, and achieves 8.5 nsec access. A single clock is used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of the Clock, all Addresses, Data Ins and Control Signals are registered internally. Burst mode operation, compatible with PowerPC™ Processor's sequence, is accomplished by integrating input registers, internal 2-bit burst counter and high speed

SRAM in a single chip. Burst reads are initiated with either ADSP or ADSC being LOW with a valid address during the rising edge of clock. Data from this address plus the three subsequent addresses will be output. The chip is operated with a single +3.3 V power supply and is compatible with LVTTL I/O interfaces.

#### **Pin Description**


A0-A15	Address input
DQ0-DQ17	Data Input/Output (0-8,9-17)
CLK	Clock
WEa	Write Enable, Byte a (0 to 8)
WEb	Write Enable, Byte b (9 to 17)
ŌĒ	Output Enable
ADSP	Address Status Processor
ADSC	Address status controller
ADV	Burst Advance Control
<del>CS</del>	ADSP Gated Chip Select
$V_{DD}$	Power Supply (+3.3V)
V <sub>SS</sub>	Ground

### **PLCC Pin Assignments**





## **Block Diagram**



## **Ordering Information**

Part Number	Organization	Speed	Leads	Notes
IBM041814PPLB-8	64K x 18	8.5 ns Access / 15 ns Cycle	52 pin PLCC	
IBM041814PPLB-9	64K x 18	9 ns Access / 15 ns Cycle	52 pin PLCC	
IBM041814PPLB-10	64K x 18	10ns Access / 15 ns Cycle	52 pin PLCC	
IBM041814PPLB-11	64K x 18	11 ns Access / 15 ns Cycle	52 pin PLCC	***************************************



#### **Burst SRAM Clock Truth Table**

CLK	<del>cs</del>	ADSP	ADSC	ADV	WE	ŌĒ	DQ	Operation
L→H	Н	X	L	Χ	Χ	Χ	High-Z	Deselected Cycle
L→H	L	L	x	х	X	L	Q	Read from External Address, Begin Burst
L→H	L	L	х	x	X	Н	High-Z	Read from External Address, Begin Burst
L→H	L	Н	L	х	Н	L	Q	Read from External Address, Begin Burst
L→H	L	Н	L	X	L	Х	D	Write to External Address, Begin Burst
L→H	X	Н	Н	L	Н	L	Q	Read from next Add., Continue Burst
L→H	X	Н	Н	L	L	X	D	Write to next Add., Continue Burst
L→H	х	Н	Н	Н	Н	L	Q	Read from Current Add., Suspend Burst
L→H	Х	Н	Н	Н	L	X	D	Write to Current Add., Suspend Burst
L→H	Н	Х	Н	L	Н	L	Q	Read from next Add., Continue Burst
L→H	Н	Х	Н	L	L	Χ	D	Write to next Add., Continue Burst
L→H	Н	х	Н	Н	Н	L	Q	Read from current Add., Suspend Burst

<sup>1.</sup> For a write operation preceded by a read cycle, OE must be HIGH early enough to allow Input Data Setup, and must be kept HIGH through Input Data Hold Time.

### **Burst Sequence Truth Table**

External Address	A15-A2		Notes			
External Address	A 13-A2	(0,0)	(0,1)	(1,0)	(1,1)	Notes
1st Access	A15-A2	(0,0)	(0,1)	(1,0)	(1,1)	
2nd Access	A15-A2	(0,1)	(1,0)	(1,1)	(0,0)	
3rd Access	A15-A2	(1,0)	(1,1)	(0,0)	(0,1)	
4th Access	A15-A2	(1,1)	(0,0)	(0,1)	(1,0)	

<sup>2.</sup> WE refers to WEa, WEb.

<sup>3.</sup> ADSP is gated by CS, and CS is used to block ADSP when CS = V<sub>IH</sub>, as required in applications using Processor Address Pipelining.

<sup>4.</sup> All Addresses, Data In and Control signals are registered on the rising edge of CLK.



#### **Write Enable Truth Table**

WEa	WEb	Byte Written	Notes
Н	Н	Read All Bytes	***************************************
L	L	Write All Bytes	
L	Н	Write Byte A (D <sub>IN</sub> 0 - 8)	
Н	L	Write Byte B (D <sub>IN</sub> 9 - 17)	

#### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Units	Notes
Power Supply Voltage	V <sub>DD</sub>	-0.5 to 4.6	V	1
Input Voltage	V <sub>IN</sub>	-0.5 to 6.0	V	1
Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	1
Operating Temperature	T <sub>OPR</sub>	0 to +70	°C	1
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C	1
Power Dissipation	P <sub>D</sub>	1.5	W	1
Short Circuit Output Current	Іоит	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Recommended DC Operating Conditions (T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Supply Voltage	$V_{DD}$	3.135	3.3	3.465	V	1, 4
Input High Voltage	$V_{IH}$	2.2	_	5.5	V	1, 2, 4
Input Low Voltage	$V_{IL}$	-0.3		0.8	V	1, 3, 4
Output Current	I <sub>OUT</sub>	_	5	8	mA	4

- 1. All voltages referenced to  $V_{\text{SS}}.$  All  $V_{\text{DD}}$  and  $V_{\text{SS}}$  pins must be connected.
- 2.  $V_{IH}(Max)DC = 5.5 V$ ,  $V_{IH}(Max)AC = 6.0 V$  (pulse width  $\leq 4.0 ns$ ).
- 3.  $V_{\parallel}(Min)DC = -0.3 \text{ V}, V_{\parallel}(Min)AC = -1.5 \text{ V} \text{ (pulse width } \leq 4.0 \text{ns)}.$
- 4. Input Voltage levels are tested to the following DC conditions: 1 microsecond cycle and 200 nanosecond set-up and hold times.

### **Capacitance** (T<sub>A</sub>=0 to +70°C, $V_{DD}$ =3.3V $\pm$ 5%, f=1MHz)

Parameter	Symbol	Test Condition	Max	Units	Notes
Input Capacitance	C <sub>IN</sub>	$V_{IN} = 0V$	5	pF	
Data I/O Capacitance (DQ0-DQ17)	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V	5	pF	



### **DC Electrical Characteristics** ( $T_A$ = 0 to +70°C, $V_{DD}$ =3.3 $V \pm 5\%$ )

Parameter	Symbol	Min.	Max.	Units	Notes
Operating Current Average Power Supply Operating Current ( I <sub>OUT</sub> = 0, <del>OE</del> = V <sub>IH</sub> )	I <sub>DD15</sub>	_	225	mA	2, 3
Standby Current Power Supply Standby Current (Clock at 66MHz, $\overline{CS} = V_{IH}$ , All other inputs = $V_{IH}$ or $V_{IL}$ , $I_{OUT.} = 0$ )	I <sub>SB</sub>	_	25	mA	1, 3
Input Leakage Current Input Leakage Current, any input (V <sub>IN</sub> = 0 &V <sub>DD</sub> )	ارا	_	+1	μΑ	4
Output Leakage Current (V <sub>OUT</sub> =0 &V <sub>DD</sub> , $\overline{OE}$ = V <sub>IH</sub> )	I <sub>LO</sub>	_	+1	μΑ	
Output High Level Output "H" Level Voltage (I <sub>OH</sub> =-8mA @ 2.4V)	V <sub>OH</sub>	2.4	_	٧	
Output Low Level Output "L" Level Voltage (I <sub>OL</sub> =+8mA @ 0.4V)	V <sub>OL</sub>	_	0.4	٧	

<sup>1.</sup> I<sub>SB</sub> = Stand-by Current.

### AC Test Conditions ( $T_A=0$ to +70°C, $V_{DD}=3.3V \pm 5\%$ )

Parameter	Symbol	Conditions	Units	Notes
Input Pulse High Level	V <sub>IH</sub>	3.0	V	
Input Pulse Low Level	V <sub>IL</sub>	0	٧	
Input Rise Time	T <sub>R</sub>	2.0	ns	
Input Fall Time	T <sub>F</sub>	2.0	ns	
Input and Output Timing Reference Level		1.5	V	
Output Load Conditions				1

<sup>1.</sup> See AC Test Loading figure 1 on page 7.

<sup>2.</sup>  $I_{DD}$  = Selected Current.

<sup>3.</sup> I<sub>OUT</sub> = Chip Output Current.

<sup>4.</sup> The input leakage current for 5.5V inputs is 200 μA for Clk, Chip Selects, and Output Enable. Other inputs have100 μA of leakage current at 5.5V.



### **AC Characteristics** ( $T_A=0$ to +70 °C, $V_{DD}=3.3$ V $\pm$ 5%, Units in nsec)

D	C	-8		-9		-10		-11		NI-4
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Notes
Cycle Time	t <sub>CYCLE</sub>	15.0	<u> </u>	15.0	<u> </u>	15.0	_	15.0	_	
Clock Pulse High	t <sub>CH</sub>	3.0	_	3.0	_	3.0	_	3.0	_	
Clock Pulse Low	t <sub>CL</sub>	3.0	_	3.0	_	3.0	_	3.0	_	
Clock to Output Valid	t <sub>cq</sub>	_	8.5	_	9.0	_	10.0	_	11.0	3
Address Status Controller Setup Time	t <sub>ADSCS</sub>	2.5	_	2.5	_	2.5	_	2.5	_	
Address Status Controller Hold Time	t <sub>ADSCH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	
Address Status Processor Setup Time	t <sub>ADSPS</sub>	2.5	_	2.5	_	2.5	_	2.5	_	
Address Status Processor Hold Time	t <sub>ADSPH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	
Advance Setup Time	t <sub>ADVS</sub>	2.5	_	2.5	_	2.5	_	2.5	_	
Advance Hold Time	t <sub>ADVH</sub>	0.5	_	0.5	_	0.5	—	0.5	—	
Address Setup Time	t <sub>AS</sub>	2.5	_	2.5	_	2.5	_	2.5	_	
Address Hold Time	t <sub>AH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	
Chip Selects Setup Time	t <sub>CSS</sub>	2.5	_	2.5	<u> </u>	2.5	_	2.5	_	
Chip Selects Hold Time	t <sub>CSH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	
Write Enables Setup Time	t <sub>WES</sub>	2.5	_	2.5	_	2.5	_	2.5	_	
Write Enables Hold Time	t <sub>WEH</sub>	0.5	<u> </u>	0.5	<u> </u>	0.5	—	0.5	_	
Data In Setup Time	t <sub>DS</sub>	2.5	_	2.5	_	2.5	_	2.5	_	
Data In Hold Time	t <sub>DH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	
Data Out Hold Time	t <sub>CQX</sub>	3.0	<u> </u>	3.0	<u> </u>	3.0	—	3.0	_	3
Clock High to Output High-Z	t <sub>CHZ</sub>	<u> </u>	5.0	_	5.0	_	5.5	_	5.5	1, 2, 4
Clock High to Output Active	t <sub>CLZ</sub>	2.5	<u> </u>	2.5	_	2.5	_	2.5	_	1, 2, 4
Output Enable to High-Z	t <sub>oHZ</sub>	2.0	5.5	2.0	5.5	2.0	6.0	2.0	6.5	1, 4
Output Enable to Low-Z	t <sub>OLZ</sub>	0.25	<u> </u>	0.25	<u> </u>	0.25	—	0.25	_	1, 4
Output Enable to Output Valid	toq	_	5.0	_	5.0	_	5.0	_	6.0	3

<sup>1.</sup> Transitions are measured  $\pm$  200 mV from steady state voltage.

<sup>2.</sup> At any given voltage and temperature, T<sub>CHZ</sub> (max) is always less than T<sub>CLZ</sub> (min) for a given device and from device to device. For any read cycle preceded by a write or deselect cycle, the data bus will transition glitch-free from High-Z to new RAM data.

<sup>3.</sup> See AC Test Loading figure 1 on page 7.

<sup>4.</sup> See AC Test Loading figure 2 on page 7.



#### **AC Test Loading**





Fig. 1 Test Equivalent Load


Fig. 2 Test Equivalent Load



The derating curve above is for a purely capacitive load on the output driver. For example, a part specified at 9 ns access time will behave as though it has an 9.5 ns access time if a 30 pF load with no DC component was attached to the output driver. The access times guaranteed in the datasheets are based on a 50 ohm terminated test load. For unterminated loads the derating curve should be used. This curve is based on nominal process conditions with worst case parameters  $V_{DD} = 3.14 \text{ V}$ ,  $V_{A} = 70^{\circ} \text{ C}$ .




## **Timing Diagram (Burst Read)**



- 1. Q1(A) and Q2(A) refer to output for Address A1 and A2 respectively.
- 2. Q2(B),Q2(C) and Q2(D) refer to output from subsequent internal burst counter addresses.




### **Timing Diagram (Burst Write)**



- 1.D1(A) and D2(A) refer to data written to addresses A1 and A2.
- 2. D2(B) refers to data written to a subsequent internal burst counter address.
- 3.  $\overline{\text{WEa}}$  and  $\overline{\text{WEb}}$  are Don't Cares when  $\overline{\text{ADSP}}$  is sampled LOW.



### 52 Pin PLCC Package Diagram



Note: All measurements in millimeters



# **Revision Log**

Rev	Contents of Modification
5/94	Initial Release of the 64K x 18 (8/9/11) TQFP BURST MODE Application Spec.
3/95	Updated -8, -9, -11; Added -10 Specifications.
7/95	Deleted -8 Specification. Removed Preliminary classification.
3/96	Added -8 Specification which is a 8.5ns access / 15 ns cycle part.
9/97	Updated Part numbers to add die revision character. This new datasheet DOES NOT reflect a die revision



© International Business Machines Corp.1997

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.