



**TMD54HC 373/TMD74HC 373**  
**3 STATE OCTAL LATCHES**  
**TMD54HC 374/TMD74HC 374**  
**3 STATE OCTAL D-FLIP-FLOPS**

- CMOS INPUT COMPATIBLE
- 13 NS PROPAGATION DELAY TYP.
- 1  $\mu$ A MAX. INPUT CURRENT
- DRIVES 30 LS-TTL LOADS
- FULL PARALLEL LOAD ACCESS
- 3 STATE BUS-DRIVING OUTPUTS
- HIGH NOISE IMMUNITY
- MEETS OR EXCEEDS JEDEC STANDARD NUMBER 7

**Description**

The 373 and 374 series octal latches and flip-flops use a 3 micron silicon gate P-well CMOS process. They have the ability to drive 30 LS TTL loads in addition to possessing high noise immunity and low power consumption. These devices are ideally suited for interfacing with bus lines in a bus organized system. These 8 bit registers feature three-state outputs designed specifically for driving high capacitive or relatively low impedance loads. When driving a bus no interface or pull-up resistors are required.

When the LATCH ENABLE input of the 373HC is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE returns high again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state.

The 374HC contains positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, is transferred to the Q outputs on positive going transitions of the clock (CK) input. Application of a high level to the OUTPUT CONTROL (OC) input causes all outputs to go to a high impedance state.

This 54HC/74HC family is pinout, function and speed compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal clamps to  $V_{CC}$  and ground.

All unused inputs must be connected to an appropriate logic voltage level (either  $V_{CC}$  or GND).


*PRELIMINARY*

**Ordering Information**


RANGE	PART NUMBER	TYPE	PACKAGE
INDUSTRIAL	TMD74HC373	OCTAL LATCH	20 PIN PLASTIC
TEMP. RANGE	TMD74HC374	FLIP-FLOP	20 PIN PLASTIC
MILITARY	TMD54HC373	OCTAL LATCH	20 PIN CERDIP
TEMP. RANGE	TMD54HC374	FLIP-FLOP	20 PIN CERDIP

*Surplus } IOE = plastic pkg code  
MBE = Cerchip pkg code*

**TMD54HC373/TMD74HC373**



**TMD54HC374/TMD74HC374**





## AC Electrical Characteristics TMD54HCT373/TMD74HCT373

 $V_{CC} = 2.0-6.0V$ ,  $C_L = 50\text{ pF}$ ,  $t_r = t_f = 6\text{ ns}$  (unless otherwise specified) (see note 4)

Symbol	Parameter	Conditions	$T_A = 25^\circ\text{C}$		74HC		54H		Units
			$V_{CC}$		$T_A = -40\text{ to }85^\circ\text{C}$		$T_A = -55\text{ to }125^\circ\text{C}$		
			Typ	Guaranteed Limits	Typ	Guaranteed Limits	Typ	Guaranteed Limits	
$t_{PLH}$ $t_{PHL}$	Maximum Propagation Delay Data To Output	$C_L = 50\text{ pF}$	2.0V	35	100	130	150	ns	
		$C_L = 150\text{ pF}$	2.0V	50	140	180	210	ns	
		$C_L = 50\text{ pF}$	4.5V	13	20	25	28	ns	
		$C_L = 150\text{ pF}$	4.5V	19	26	33	37	ns	
$t_{PLH}$ $t_{PHL}$	Maximum Propagation Delay LE To Output	$C_L = 50\text{ pF}$	6.0V	11	18	23	26	ns	
		$C_L = 150\text{ pF}$	6.0V	15	24	30	34	ns	
		$C_L = 50\text{ pF}$	2.0V	40	110	140	160	ns	
		$C_L = 150\text{ pF}$	2.0V	60	150	190	220	ns	
$t_{PLZ}$ $t_{PZH}$	Maximum Enable Propagation Delay Control To Output	$R_L = 1\text{ k}$	4.5V	15	25	30	33	ns	
		$C_L = 150\text{ pF}$	4.5V	20	33	40	44	ns	
		$C_L = 50\text{ pF}$	6.0V	13	22	26	29	ns	
		$C_L = 150\text{ pF}$	6.0V	17	30	35	38	ns	
$t_{PLZ}$ $t_{PZH}$	Maximum Disable Propagation Delay Control To Output	$R_L = 1\text{ k}$	2.0V	30	90	120	140	ns	
		$C_L = 150\text{ pF}$	2.0V	45	130	170	200	ns	
		$C_L = 50\text{ pF}$	4.5V	14	24	29	33	ns	
		$C_L = 150\text{ pF}$	4.5V	19	32	39	44	ns	
$t_{PLZ}$ $t_{PZH}$	Maximum Disable Propagation Delay Control To Output	$R_L = 1\text{ K}$	2.0V	30	120	140	160	ns	
		$C_L = 50\text{ pF}$	4.5V	15	30	34	37	ns	
			6.0V	12	26	29	31	ns	
$t_s$	Minimum Set Up Time		2.0V	20	25	30	ns		
			4.5V	5	6	7	ns		
			6.0V	5	6	7	ns		
$t_h$	Minimum Hold Time		2.0V	40	50	60	ns		
			4.5V	10	13	15	ns		
			6.0V	10	13	15	ns		
$t_w$	Minimum Pulse Width		2.0V	23	60	75	90	ns	
			4.5V	7	14	17	20	ns	
			6.0V	6	12	14	17	ns	
$t_{TLH}$ $t_{THL}$	Maximum Output Rise and Fall Time	$C_L = 50\text{ pF}$	2.0V	15	40	50	60	ns	
			4.5V	6	12	15	18	ns	
			6.0V	5	10	13	15	ns	
$C_{IN}$	Maximum Input Capacitance		5	10	10	10	pF		
$C_{OUT}$	Maximum Output Capacitance		10	20	20	20	pF		

Output Control	Enable G	Data	Output	Output Control	Clock	Data	Output
L	H	H	H	L	↑	H	H
L	H	L	L	L	↑	L	L
L	L	X	$Q_0$	L	L	X	$Q_0$
H	X	X	Z	H	X	X	Z

H = high level, L = low level

 $Q_0$  = level of output before steady-state input conditions were established.

Z = high impedance

H = High Level, L = Low Level

X = Don't Care

↑ = Transition from low-to-high


 $Q_0$  = The level of the output before steady state input conditions were established.

## AC Electrical Characteristics TMD54HCT374/TMD74HCT374

$V_{CC} = 2.0-6.0V$ ,  $C_L = 50\text{ pF}$ ,  $t_r = t_f = 6\text{ ns}$  (unless otherwise specified) (see note 4)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ\text{C}$			$T_A = 74^\circ\text{C}$		$T_A = 54^\circ\text{C}$		Units
				Typ	Guaranteed Limits		Guaranteed Limits		Guaranteed Limits		
$f_{MAX}$	Maximum Clock Frequency	$C_L = 50\text{ pF}$	2.0V	8	6.5	5.5				MHZ	
			4.5V	35	30	25				MHZ	
			6.0V	40	35	30				MHZ	
$t_{PHL}$ $t_{PLH}$	Maximum Propagation Delay, Clock to Output	$C_L = 50\text{ pF}$	2.0V	45	120	150	170			ns	
			$C_L = 150\text{ pF}$	2.0V	60	160	200	225			ns
		$C_L = 50\text{ pF}$	4.5V	15	26	31	34			ns	
			$C_L = 150\text{ pF}$	4.5V	20	35	41	45			ns
		$C_L = 50\text{ pF}$	6.0V	13	22	26	29			ns	
			$C_L = 150\text{ pF}$	6.0V	17	30	35	38			ns
$t_{PZH}$ $t_{PZL}$	Maximum Enable Propagation Delay Control To Output	$R_L = 1\text{ k}$	$C_L = 50\text{ pF}$	2.0V	30	90	120	140			ns
				$C_L = 150\text{ pF}$	2.0V	45	130	170	200		
			$C_L = 50\text{ pF}$	4.5V	14	24	29	33			ns
				$C_L = 150\text{ pF}$	4.5V	19	32	39	44		
			$C_L = 50\text{ pF}$	6.0V	12	20	25	28			ns
				$C_L = 150\text{ pF}$	6.0V	16	27	33	37		
$t_{PHZ}$ $t_{PLZ}$	Maximum Disable Propagation Delay Control To Output	$R_L = 1\text{ K}$	$C_L = 50\text{ pF}$	2.0V	30	120	140	160			ns
				4.5V	15	30	34	37			ns
				6.0V	12	26	29	31			ns
$t_s$	Minimum Set Up Time Data To Clock		2.0V	45	60	75				ns	
			4.5V	15	17	19				ns	
			6.0V	12	14	16				ns	
$t_h$	Minimum Hold Time Clock To Data		2.0V	20	25	30				ns	
			4.5V	5	5	5				ns	
			6.0V	5	5	5				ns	
$t_w$	Minimum Clock Pulse Width		2.0V	23	60	75	90			ns	
			4.5V	7	14	17	20			ns	
			6.0V	6	12	14	17			ns	
$t_{TLH}$ $t_{THL}$	Maximum Output Rise and Fall Time	$C_L = 50\text{ pF}$	2.0V	15	40	50	60			ns	
			4.5V	6	12	15	18			ns	
			6.0V	5	10	13	15			ns	
$C_{IN}$	Maximum Input Capacitance		5	10	10				pF		
$C_{OUT}$	Maximum Output Capacitance		10	20	20				pF		

Note 4 Refer to JEDEC standard No. 7 for AC switching waveforms and test circuits.



Unless expressly agreed in writing by an officer of Telmos, the products supplied by Telmos are not to be used in life support systems or in any other medical application intended for the support or the maintenance of human life.