

# Nonsynchronous NFET Buck Controller with V<sup>2</sup> Architecture

Description

The CS- 5121 is a nonsynchronous single N-Channel buck controller. It is designed to provide unprecedented transient response for today's demanding high-density, high-speed logic. The regulator operates using a proprietary control method, which allows a 100ns response time to load transients. The CS- 5121 is designed to operate over a 4.25-20V range (V<sub>CC</sub>) using 12V to run the part and 5V as the main supply for conversion.


The CS- 5121 is specifically designed to power Intel-based CPUs and other high performance core logic. The CS-5121 includes the following features: short circuit protection, 1% output tolerance, onboard driver with 1.5A peak output current, and programmable soft start capability. The CS- 5121 is available in 16 pin surface mount and DIP packages.

### **Features**

- Single N-Channel Design
- Excess of 1MH2 Operation
- 100ns Response to Step Load
- 30ns Gate Rise/Fall Times
- 1% Reference Accuracy
- 5V & 12V Operation
- Remote Sense
- Programmable Soft Start
  - Lossless Short Circuit
    Protection
- V<sup>2</sup> Control Topology
- Adaptive Voltage Positioning
- Compatible with CS-5150/5151/5155/5156 CPU Controllers


## **Application Diagram**

Pentium® Pro Converter



# **Package Options**

16 Lead SO Narrow & PDIP



Pentium is a registered trademark of Intel Corporation.



Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

a CHERRY 🏶 company

Pin Name V <sub>CC1</sub> V <sub>CC2</sub>	<b>Max Operating Voltage</b> 14V/-0.3V	
V <sub>CC2</sub>	•	
	20V/-0.3V	
	6V/-0.3V	
	6V/-0.3V	
V <sub>FB</sub>	6V/-0.3V	0.2μΑ
C <sub>OFF</sub>	14V (connected to $V_{CC1}$ ) - 0.3V	0.2µA
V <sub>FFB</sub>	5V/-0.3V	0.2μΑ
V <sub>GATE</sub>	20V/-0.3V	100mA DC/1.5A peak
	5V/-0.3V	
	ering: Wave Solder (through hole styles only)	10 sec. max, 260°C peak
lectrical Characteristics	s: $0^{\circ}\text{C} < \text{T}_{\text{A}} < +70^{\circ}\text{C}$ ; $0^{\circ}\text{C} < \text{T}_{\text{J}} < +125^{\circ}\text{C}$ ; $8\text{V} < \text{V}_{\text{CCI}} < 14\text{V}$ ;	5V < V <sub>CC2</sub> < 20V; CV <sub>GATE</sub> = 1n
	Reflow (SMD styles only)	c. max above 183°C, 230° 5V < V <sub>CC2</sub> < 20V; CV <sub>GA</sub>

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			MIN	TYP	MAX	UNI
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Error Amplifier					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>FB</sub> Leakage Current	$V_{FB} = 0V$		0.3	1.0	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Open Loop Gain	$1.25V < V_{COMP} < 4V$	50	60		dB
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Unity Gain Bandwidth	Note 1	500	3000		kHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	COMP SINK Current	$V_{COMP} = 1.5V; V_{PB} = 1.7V; V_{SS} > 2V$	500	2500	8000	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	COMP SOURCE Current	$V_{COMP} = 4.0V; V_{FB} = 1.3V; V_{SS} = 5V$	120	200	280	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	COMP Clamp Current	$V_{COMP}=0V;V_{FB}=1.3V;V_{SS}=5V$	0.4	1.0	1.6	mA
PSRR         8V < $V_{CC1}$ < 14V @ 1kHz; Note 1         60         85           Internal Voltage Reference           Reference Voltage         Measure $V_{FB} = V_{COMP}$ 1.455         1.470         1.485           Minimum Input Voltage ( $V_{CC1}$ )           Start Threshold         Output switching         4.175         4.250           VGATE           Out SOURCE Sat at 100mA         Measure $V_{CC2} - V_{GATE}$ 1.2         2.0           Out SINK Sat at 100mA         Measure $V_{GATE} - VPGnd$ 1.0         1.5           Out Rise Time         1V < $V_{GATE}$ < 9V; $V_{CC1} = V_{CC2} = 12V$ 30         50           Out Fall Time         9V > $V_{GATE}$ > 1V; $V_{CC1} = V_{CC2} = 12V$ 30         50           Shoot-Through Current         Note 1         50	COMP High Voltage	$V_{FB} = 1.3V; V_{SS} = 5V$	4.0	4.3	5.0	V
Internal Voltage ReferenceReference VoltageMeasure $V_{FB} = V_{COMP}$ 1.4551.4701.485Minimum Input Voltage ( $V_{CCI}$ )Start ThresholdOutput switching4.1754.250VGATE Out SOURCE Sat at 100mAMeasure $V_{CC2} - V_{GATE}$ 1.22.0Out SINK Sat at 100mAMeasure $V_{GATE} - VPGnd$ 1.01.5Out Rise Time $1V < V_{GATE} < 9V$ ; $V_{CC1} = V_{CC2} = 12V$ 3050Out Fall Time $9V > V_{GATE} > 1V$ ; $V_{CC1} = V_{CC2} = 12V$ 3050Shoot-Through CurrentNote 150	COMP Low Voltage	$V_{ m FB}$ $\! \equiv \! 1.7  m V$		160	300	mV
Reference Voltage         Measure $V_{FB} = V_{COMP}$ 1.455         1.470         1.485           Minimum Input Voltage ( $V_{CCI}$ )         Start Threshold         Output switching         4.175         4.250           VGATE         Out SOURCE Sat at 100mA         Measure $V_{CC2} - V_{GATE}$ 1.2         2.0           Out SINK Sat at 100mA         Measure $V_{GATE} - VPGnd$ 1.0         1.5           Out Rise Time $1V < V_{GATE} < 9V$ ; $V_{CC1} = V_{CC2} = 12V$ 30         50           Out Fall Time $9V > V_{GATE} > 1V$ ; $V_{CC1} = V_{CC2} = 12V$ 30         50           Shoot-Through Current         Note 1         50	PSRR	8V < V <sub>CC1</sub> < 14V @ 1kHz; Note 1	60	85		dB
	. •		1 455	1 470	1.40	* 7
	Reference Voltage		1.455	1.470	1.485	V
ngang kanang kanang at panggang ang panggang ang panggang panggang panggang panggang panggang panggang panggan	Reference Voltage Minimum Input Voltage (V <sub>CC</sub>	( <sub>E</sub>	1.455			V
V <sub>GATE</sub> Resistance Resistor to LGnd 20 50 100	Reference Voltage  Minimum Input Voltage (V <sub>CC</sub> Start Threshold  V <sub>GATE</sub> Out SOURCE Sat at 100mA Out SINK Sat at 100mA Out Rise Time Out Fall Time	Output switching  Measure V <sub>CC2</sub> – V <sub>GATE</sub> Measure V <sub>GATE</sub> – VPGnd  1V < V <sub>GATE</sub> < 9V; V <sub>CC1</sub> = V <sub>CC2</sub> = 12V  9V > V <sub>GATE</sub> > 1V; V <sub>CC1</sub> = V <sub>CC2</sub> = 12V	1.455	1.2 1.0 30	2.0 1.5 50 50	
V <sub>GATE</sub> Schottky LGnd to V <sub>GATE</sub> @ 10mA 600 800	Reference Voltage  Minimum Input Voltage (V <sub>CC</sub> Start Threshold  V <sub>GATE</sub> Out SOURCE Sat at 100mA Out SINK Sat at 100mA Out Rise Time Out Fall Time	Output switching  Measure V <sub>CC2</sub> – V <sub>GATE</sub> Measure V <sub>GATE</sub> – VPGnd  1V < V <sub>GATE</sub> < 9V; V <sub>CC1</sub> = V <sub>CC2</sub> = 12V  9V > V <sub>GATE</sub> > 1V; V <sub>CC1</sub> = V <sub>CC2</sub> = 12V	1.455	1.2 1.0 30	2.0 1.5 50 50	V V V ns
Out Fall Time $9V > V_{GATE} > 1V; V_{CC1} = V_{CC2} = 12V$ Shoot-Through Current Note 1	. •	Measure $V_{FB} = V_{COMP}$	1.455	1	.470	.470 1.485
	age (V <sub>CC</sub>	Output switching  Measure V <sub>CC2</sub> – V <sub>GATE</sub> Measure V <sub>GATE</sub> – VPGnd	1.455	1.2 1.0		4.250 2.0 1.5
		Output switching  Measure V <sub>CC2</sub> – V <sub>GATE</sub>	1.455	4.175	4.250	

2067556 000**3308** T6**6** 


# ■ 2067556 0003309 9T2 **■**

Electrical Characteristics:  $0^{\circ}\text{C} < \text{T}_{A} < +70^{\circ}\text{C}$ ;  $0^{\circ}\text{C} < \text{T}_{J} < +70^{\circ}\text{C}$ ;  $8\text{V} < \text{V}_{CC1} < 14\text{V}$ ;  $5\text{V} < \text{V}_{CC2} < 20\text{V}$ ;  $\text{CV}_{GATE} = 1\text{nF}$ ;

	$C_{OFF} = 330 pF$ ; $C_{SS} = 0.1 \mu F$ , unless otherw	vise specifie	d.		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transient Response					
V <sub>FFB</sub> , Constant Off Time	$C_{OFF}$ = 0pF, $V_{FFB}$ High (0 to 5V) to GATE Low (< 1V)		100	125	ns
Supply Current					
$I_{CC1}$	No Switching	-	8.5	13.5	mA
Tcc2	No Switching	PASSE	1.6	3.0	mA
Operating I <sub>CC1</sub>	$V_{FB} = COMP = V_{FFB}$	C. Children and Addition Child	8	13	mA
Operating I <sub>CC2</sub>	$V_{PB} = COMP = V_{PCB}$		2	5	mA
I C <sub>OFF</sub>					
Normal Charge Time	$V_{FFB} = 1.5V; V_{SS} = 5V$	1.2	1.6	2.0	μs
Extension Charge Time	$V_{SS} = V_{FFB} = 0$	6.0	8.0	10.0	jus
Discharge Current	C <sub>OFF</sub> to 5V; V <sub>FB</sub> >1V	2.0	3.5	THE STATE OF THE SECOND STATE AND ADDRESS OF THE SECOND STATE ADDR	mA
Disable Voltage	$V_{EB} = 0V$	7.4	8.7	10.0	Y
Maximum ON-Time					
Time Out Time	$V_{FB} = V_{COMP}$ ; $V_{FFB} = 2V$ ; $V_{HYST} = 0$ ; Record $V_{GATE}$ Pulse High Duration	10	30	50	μs

Note 1: Guaranteed by design, not 100% tested in production.

Package Pin Description		
PACKAGE PIN#	PIN SYMBOL	FUNCTION
16L SO Narrow & PDIP		
1,2,3,4,12	NC	No connection.
5	SS (S)	Soft Start Pin. A capacitor from this pin to LGnd in conjunction with internal 60µA current source provides soft start function for the controller. This pin disables fault detect function during Soft Start. When a fault is detected, the soft start capacitor is slowly discharged by internal 2µA current source setting the time out before trying to restart the IC. Charge/discharge current ratio of 30 sets the duty cycle for the IC when the power supply output is permanently shorted.
6	HYST	Voltage at this pin sets the hysteresis for the PWM comparator. This pin is grounded when the IC operates in the constant OFF time mode as set by the C <sub>OFF</sub> pin. Otherwise, the hysteresis defines switching frequency by setting the output ripple voltage.
<b>7</b>	C <sub>OFF</sub>	A capacitor from this pin to ground sets the time duration for the on- board one-shot, which is used for the constant off-time architecture.
8	$V_{FFB}$	Fast feedback connection. This pin is connected directly to the output filter capacitor. The inner feedback loop is used to terminate on-time.
9	$V_{CC2}$	Boosted power for the gate driver.
10	$V_{GATE}$	FET driver pin capable of 1.5A peak switching current.
11	PGnd	High current ground for the IC. The MOSFET driver is referenced to this pin. Input capacitor ground should be tied to this pin.
13	$V_{CC1}$	Input power for the IC.
14	LGnd	Signal ground for the IC. All control circuits are referenced to this pin.
15	COMP	Error amplifier compensation pin. A capacitor to ground should be provided externally to compensate the amplifier.
16	$V_{\mathrm{FB}}$	Error amplifier DC feedback input. This is the master voltage feedback which sets the output voltage. This pin can be connected directly to the output through a resistor divider.



#### Theory of Operation

#### V2 Control Method

The  $V^2$  method of control uses a ramp signal that is generated by the ESR of the output capacitors. This ramp is proportional to the AC current through the main inductor and is offset by the value of the DC output voltage. This control scheme inherently compensates for variation in either line or load conditions, since the ramp signal is generated from the output voltage itself. This control scheme differs from traditional techniques such as voltage mode, which generates an artificial ramp, and current mode, which generates a ramp from inductor current.




Figure 1: V2 Control Diagram

The  $V^2$  control method is illustrated in Figure 1. Notice that the output voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output voltage, it is affected by any change in the output regardless of the origin of that change. The ramp signal also contains the DC portion of the output voltage, which allows the control circuit to drive the main switch to 0% or 100% duty cycle when required.

A change in line voltage changes the current ramp in the inductor, affecting the ramp signal, which causes the  $V^2$  control scheme to compensate duty cycle. Since the change in inductor current modifies the ramp signal, like in current mode control, the  $V^2$  control scheme has the same advantages in line transient response.

A change in load current will have an affect on the output voltage, thus altering the ramp signal. Remarkably, a load step can immediately change the state of the comparator output, which controls the main switch. Load transient response is determined only by the comparator response time and the transition speed of the main switch. The reaction time to an output load step has no relation to the crossover frequency of the error signal loop, as in traditional control methods.

The error signal loop can have a low crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this 'slow' feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered.

Line and load regulation are drastically improved due to the fact that there are two independent voltage loops. A voltage mode controller relies on a change in the error signal to compensate for a deviation in either line or load voltage. This change in the error signal causes the output voltage to change corresponding to the gain of the error amplifier, which is normally specified as line and load regulation. A current mode controller maintains fixed error signal under deviation in the line voltage, since the slope of the ramp signal changes, but still relies on a change in the error signal for a deviation in load. The V<sup>2</sup> method of control maintains a fixed error signal for both line and load variation, since the ramp signal is affected by both line and load.


#### Constant Off-Time Architecture

The  $V^2$  control method can be used with most controller architectures, such as fixed frequency, constant off-time, hysteretic, etc. The CS- 5121 operates using constant off-time architecture. The off-state of the switch is terminated after a fixed period every cycle, which is determined by the  $C_{\rm OFF}$  capacitor. The on-time of the switch is terminated by monitoring the output voltage ramp, which is fed to the PWM comparator.

#### Protection and Monitoring Features

#### Short Circuit Protection

The CS-5121 uses a unique short circuit protection scheme that provides very low power dissipation under an output short circuit condition. When a short circuit is detected the CS-5121 shuts down the power supply. After a time out period the CS-5121 attempts to power the load, but if the short persists the power supply will be shut down again. In a short circuit condition the power supply will be on about 3% of the time, drastically reducing power dissipation. This technique will improve short circuit reliability and allow higher peak currents that are required by the load.






Figure 1: 5V to 3.3V/10A converter.

Figure 3: 12V to 3.3V/5A converter with remote sense.





Figure 2: 5V to 3.3V/10A converter with current sharing.


Figure 4: 3.3V to 2.5V/7A converter with 12V bias.

## Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)						
	D					
Lead Count	Metric		English			
	Max	Min	Max	Min		
16L SO Narrow	10.00	9.80	.394	.385		
16L PDIP	19.18	18.92	.755	.745		

PACKAGE THERMAL DATA				
Therma	l Data	16L SO Narrow	16L PDIP	
$R_{\Theta JC}$	typ	28	42	°C/W
$R_{\Theta JA}$	typ	115	80	℃/W





Ordering Information		
Part Number	Description	
CS- 5121D16	16L SO Narrow	
CS- 5121N16	16L PDIP	

**2067556** 0003313 323

Preliminary ...

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.

3/11/97