
HM5164805F Series

HM5165805F Series

64 M EDO DRAM (8-Mword $\times$ 8-bit)
8 k Refresh/4 k Refresh

HITACHI

ADE-203-1057 (Z)
Preliminary
Rev. 0.0
May. 25, 1999

Description

The Hitachi HM5164805F Series, HM5165805F Series are 64M-bit dynamic RAMs organized as 8,388,608-word $\times$ 8-bit. They have realized high performance and low power by employing CMOS process technology. HM5164805F Series, HM5165805F Series offer Extended Data Out (EDO) Page Mode as a high speed access mode. They have the package variation of standard 32-pin plastic SOJ and standard 32-pin plastic TSOPII.

Features

- Single 3.3 V supply: 3.3 V $\pm$ 0.3 V
- Access time: 50 ns/60 ns (max)
- Power dissipation
 - Active: 414 mW/378 mW (max) (HM5164805F Series)
: 486 mW/414 mW (max) (HM5165805F Series)
 - Standby : 1.8 mW (max) (CMOS interface)
: TBD (L-version)
- EDO page mode capability
- Refresh cycles
 - RAS-only refresh
8192 cycles /64 ms (HM5164805F, HM5164805FL)
4096 cycles /64 ms (HM5165805F, HM5165805FL)
 - CBR/Hidden refresh
4096 cycles /64 ms (HM5164805F, HM5164805FL, HM5165805F, HM5165805FL)

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.



HM5164805F Series, HM5165805F Series

- 4 variations of refresh
 - RAS-only refresh
 - CAS-before-RAS refresh
 - Hidden refresh
 - Self refresh (L-version)
- Battery backup operation (L-version)


Ordering Information

Type No.	Access time	Package
HM5164805FJ-5	50 ns	400-mil 32-pin plastic SOJ (CP-32DC)
HM5164805FJ-6	60 ns	
HM5164805FLJ-5	50 ns	
HM5164805FLJ-6	60 ns	
HM5165805FJ-5	50 ns	
HM5165805FJ-6	60 ns	
HM5165805FLJ-5	50 ns	
HM5165805FLJ-6	60 ns	
HM5164805FTT-5	50 ns	400-mil 32-pin plastic TSOP II (TTP-32DC)
HM5164805FTT-6	60 ns	
HM5164805FLT-5	50 ns	
HM5164805FLT-6	60 ns	
HM5165805FTT-5	50 ns	
HM5165805FTT-6	60 ns	
HM5165805FLT-5	50 ns	
HM5165805FLT-6	60 ns	

HITACHI

HM5164805F Series, HM5165805F Series

Pin Arrangement (HM5164805F Series)




Pin Description

Pin name	Function
A0 to A12	Address input — Row/Refresh address A0 to A12 — Column address A0 to A9
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
V_{CC}	Power supply
V_{SS}	Ground
NC	No connection

HITACHI

HM5164805F Series, HM5165805F Series

Pin Arrangement (HM5165805F Series)




Pin Description

Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A10
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

HITACHI

HM5164805F Series, HM5165805F Series


Block Diagram (HM5164805F Series)



HITACHI

HM5164805F Series, HM5165805F Series

Block Diagram (HM5165805F Series)



HITACHI

HM5164805F Series, HM5165805F Series

Operation Table

RAS	CAS	WE	OE	I/O 0 to I/O 7	Operation
H	×	×	×	High-Z	Standby
L	L	H	L	Dout	Read cycle
L	L	L* ²	×	Din	Early write cycle
L	L	L* ²	H	Din	Delayed write cycle
L	L	H to L	L to H	Dout/Din	Read-modify-write cycle
L	H	×	×	High-Z	RAS-only refresh cycle
H to L	L	H	×	High-Z	CAS-before-RAS refresh cycle or Self refresh cycle (L-version)
L	L	H	H	High-Z	Read cycle (Output disabled)

Notes: 1. H: V_{IH} (inactive), L: V_{IL} (active), ×: V_{IH} or V_{IL}

2. $t_{WCS} \geq 0$ ns: Early write cycle

$t_{WCS} < 0$ ns: Delayed write cycle

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Terminal voltage on any pin relative to V_{SS}	V_T	-0.5 to $V_{CC} + 0.5$ (4.6 V (max))	V
Power supply voltage relative to V_{SS}	V_{CC}	-0.5 to +4.6	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Storage temperature	T_{stg}	-55 to +125	°C

DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	3.0	3.3	3.6	V	1, 2
	V_{SS}	0	0	0	V	2
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	-0.3	—	0.8	V	1
Ambient temperature range	T_a	0	—	70	C	

Notes: 1. All voltage referred to V_{SS} .

2. The supply voltage with all V_{CC} pins must be on the same level. The supply voltage with all V_{SS} pins must be on the same level.

HITACHI

HM5164805F Series, HM5165805F Series

DC Characteristics (HM5164805F Series)

		HM5164805F					
		-5		-6			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Operating current* ¹ , * ²	I _{CC1}	—	115	—	105	mA	t _{RC} = min
Standby current	I _{CC2}	—	2	—	2	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	0.5	—	0.5	mA	CMOS interface RAS, CAS V _{CC} – 0.2 V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	TBD	—	TBD	μA	CMOS interface RAS, CAS V _{CC} – 0.2 V Dout = High-Z
RAS-only refresh current* ²	I _{CC3}	—	115	—	105	mA	t _{RC} = min
Standby current* ¹	I _{CC5}	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	115	—	105	mA	t _{RC} = min
EDO page mode current* ¹ , * ³	I _{CC7}	—	110	—	100	mA	RAS = V _{IL} , CAS cycle, t _{HPC} = t _{HPC} min
Battery backup current* ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	TBD	—	TBD	μA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 15.6 μs t _{RAS} 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	TBD	—	TBD	μA	CMOS interface RAS, CAS 0.2 V Dout = High-Z
Input leakage current	I _{LI}	–5	5	–5	5	μA	0 V Vin V _{CC} + 0.3 V
Output leakage current	I _{LO}	–5	5	–5	5	μA	0 V Vout V _{CC} Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = –2 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL}.

3. Measured with one sequential address change per EDO cycle, t_{HPC}.

4. V_{IH} V_{CC} – 0.2 V, 0 V V_{IL} 0.2 V.

HITACHI

HM5164805F Series, HM5165805F Series

(HM5165805F Series)

		HM5165805F					
		-6					
Parameter		Min	Max	Max	Unit		
Operating current* ^{1, 2}	I	—	—		mA	t	= min
Standby current	CC2		2	2	mA	RAS,	= V _{IH}
		—	—		mA	CMOS interface	, CAS V _{CC} – 0.2 V
Standby current (L-version)	CC2	—	TBD	TBD	μA	RAS,	V _{CC} – 0.2 V
						Dout = High-Z	
RAS-only refresh current* ²	I _{CC3}		135	115	mA	R _C	= min
	I	—	—		mA	RAS	I _H , = V _{IL}
CAS-before-refresh current	CC6		135	115	mA	R _C	= min
	I _{CC7}	—	110	100	mA	= V _{IL}	CAS cycle, HPC = t min
Battery backup current* (Standby with CBR refresh) (L-version)	CC10		TBD	TBD	μA	Dout = High-Z	CBR refresh: t = 15.6 μs
	I	—	—		μA	CMOS interface	, CAS 0.2 V
						Dout = High-Z	
Input leakage current	I _{LI}	5	5	–5	5	μA	V _{in} V _{CC}
Output leakage current	I	–	5	5		0 V	V _{out} V _{CC}
	V _{OH}		V _{CC}	V _{CC}		High lout =	2 mA
Output low voltage	OL	0	0	0.4		Low lout =	2 mA

Notes: I_{CC} CC max is specified at the

- Address can be changed onc RAS = V .
-
- V_{IH} V_{CC} – 0.2 V, 0 V V_{IL} 0.2 V.

HPC.

HITACHI

HM5164805F Series, HM5165805F Series

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. RAS and CAS = V_{IH} to disable Dout.

HITACHI

C, V

HM5164805F Series, HM5165805F Series

AC Characteristics

= 3.3 V ± 0.3 V, V_{SS}

1, * *¹⁹

- Input rise and fall time: 2 ns
Input pulse levels: V_{IL} = 0 V, V_{IH} = 3.0 V
- Input timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM5164805F/HM5165805F					
		-5		-6			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	84	—		—	ns	
RAS precharge time	t _{RP}	30	—		—	ns	
CAS precharge time	t _{CP}	8	—		—	ns	
RAS pulse width	t _{RAS}	50	10000	60	10000	ns	
CAS pulse width	t _{CAS}	8	10000	10	10000	ns	
Row address setup time	t _{ASR}	0	—		—	ns	
Row address hold time	t _{RAH}	8	—		—	ns	
Column address setup time	t _{ASC}	0	—		—	ns	
Column address hold time	t _{CAH}	8	—		—	ns	
RAS to CAS delay time	t _{RCD}	12	37	14	45	ns	3
RAS to column address delay time	t _{RAD}	10	25	12	30	ns	4
RAS hold time	t _{RSH}	13	—		—	ns	
CAS hold time	t _{CSH}	35	—		—	ns	
CAS to RAS precharge time	t _{CRP}	5	—		—	ns	
OE to Din delay time	t _{OED}	13	—		—	ns	5
OE delay time from Din	t _{DZO}	0	—		—	ns	6
CAS delay time from Din	t _{DZC}	0	—		—	ns	6
Transition time (rise and fall)	t _T	2	50	2	50	ns	7

HITACHI

HM5164805F Series, HM5165805F Series

Read Cycle

		HM5164805F/HM5165805F				
		-6				
Parameter		Min	Max	Max	Unit	
Access time from RAS	RAC		50	60	ns	
Access time from CAS	CAC		13	15	ns	
Access time from address	t	—	—		ns	9, 11, 17
OE	t	—	—		ns	9
	t _{RCS}		—	—		
Read command hold time to CAS	RCH	0	—	0	ns	12
	RAS t	50	60		ns	
Read command hold time to	t _{RRH}		—	—		12
Column address to lead time	t	25	30		ns	
Column address to lead time	t	15	18		ns	
CAS	t _{CLZ}		—	—		
Output data hold time	t	3	3		ns	21
OE	t	3	3		ns	
Output buffer turn-off time	OFF		13	15	ns	
Output buffer turn-off to OE	OEZ		13	15	ns	
CAS to Din delay time	CDD	13	—	15	ns	5
	RAS t	3	3		ns	21
	RAS t	—	—		ns	13, 21
	WE t	—	—		ns	13
to Din delay time	t	13	15		ns	
RAS	t _{RDD}		—	—		

HITACHI

HM5164805F Series, HM5165805F Series

Write Cycle

Parameter			HM5164805F/HM5165805F				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Write command setup time		t _{WCS}	0	—	0	—	ns	14
Write command hold time		t _{WCH}	8		10		ns	
Write command pulse width		w _P	8	—	10		ns	
Write command to	lead time	t	13		15		ns	
Write command to	lead time	t	8		10		ns	
Data-in setup time		D _S	0	—	0		ns	15
		t _{DH}		—		—		15

Read-Modify-Write Cycle

		-5		-6		Unit	Notes
		Min	Max	Min	Max		
	Symbol						
Read-modify-write cycle time	RWC	116	—	140		ns	
RAS WE delay time	RWD	67	—	79		ns	14
to WE	t _{CWD}		—		—		14
Column address to delay time	t	42		49		ns	14
hold time from WE	OEH		—		—		

Refresh Cycle

			HM5164805F/HM5165805F			
			-6			
Parameter			Min	Max	Max	Unit
CAS setup time (CBR refresh cycle)		CSR	5	—	5	ns
CAS		t _{CHR}		—	—	
WE setup time (CBR refresh cycle)		WRP	0	—	0	ns
WE		t _{WRH}		—	—	
RAS precharge to hold time		t	5		5	ns

HM5164805F Series, HM5165805F Series

EDO Page Mode Cycle

	Symbol	-5		-6		Notes
		Min		Min	Max	
EDO page mode cycle time	HPC	20	—	25	ns	20
RAS pulse width	RASP		100000		100000	ns
Access time from CAS	t _{CPA}	—	28		35	ns
RAS hold time from precharge	t	28		35	ns	
Output data hold time from low	t	3		3	ns	9, 22
hold time referred OE	COL	8	—	10	ns	
CAS OE setup time	COP	5	—	5	ns	
Read command hold time from precharge	t	28		35	ns	
Write pulse width during precharge	t	8		10	ns	
OE	t _{OEP}		—		—	

EDO Page Mode Read-Modify-Write Cycle

HM5164805F/HM5165805F						
Parameter		Symbol	-6		Unit	
			Min	Max		
EDO page mode read-modify-write cycle time		HPRWC	57	—	68	ns
WE CAS precharge		CPW	45	—	54	ns 14

(HM5164805F Series)

Parameter		Max	Unit
Refresh period	t	64	ms

Refresh (HM5165805F Series)

	Symbol	Max	Notes
Refresh period	REF	64	4096 cycles

HITACHI

HM5164805F Series, HM5165805F Series

(L-version)

		HM5164805FL/HM5165805FL				
		-6				
Parameter		Min	Max	Max	Unit	
RAS pulse width (self refresh)	RASS	100	—	100	μs	25
precharge time (self refresh)	t	90		110	ns	25
hold time (self refresh)	t	—	—	—50	ns	


- Notes:
- AC measurements assume t_T
 - An initial pause of 200 μs is required after power up followed by a minimum of eight initialization RAS-only refresh or -before-RAS
 - Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) is specified as t_{RCD} is greater than the specified t_{RAC} (max) limit, than the access time is controlled exclusively by t_{RAC} .
 - t_{RAD} (max) limit insures that t_{RAD} (max) can be met, t_{RAD} a reference point only; if t_{RAD} (max) limit, then access time is t_{AA} .
 Either t_{OED} t_{CDD} must be satisfied.
 Either t_{DZO} t_{DZC} must be satisfied.
 V_{IH} V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition t_{IH} (min) and V_{IH} (max).
 - t_{RCD} (max) and t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
 - Assumes that t_{RCD} t_{RAC} (max) and t_{RCD} t_{CAC} + t_{AA}
 - Assumes that t_{RAD} t_{RCD} + t_{RAC} (max) t_{RAD} t_{AA} (max).
 Either t_{RCH} t_{RRH} must be satisfied for a read cycles.
 t_{OFF} t_{OEZ} (max), t_{OFF} (max) and t_{OFF} the open circuit condition and are not referred to output voltage levels.
 - t_{WCS} , t_{CWD} t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} t_{RWD} (min), t_{CWD} t_{CWD} (min), and t_{AWD} t_{AWD} (min), or t_{CWD} t_{CWD} (min), t_{AWD} t_{AWD} (min) and t_{CPW} t_{CPW} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the
 - t_{DH} and t_{DH} CAS leading edge in early write cycles and to leading edge in delayed write or read-modify-write cycles.
 t_{RASP} RAS pulse width in EDO page mode cycles.
 Access time is determined by the longest among t_{AA} t_{CAC} and t_{RAC} .
 - OE must disable output buffer prior to applying data
 - When output buffers are enabled once, sustain the low impedance state until valid data is large V_{CC} V_{SS} line noise, which causes to degrade V_{min}/V_{IL}

HITACHI

HM5164805F Series, HM5165805F Series

20. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode RAS cycle (EDO page mode mix cycle (1), (2)), minimum value of CAS cycle ($t_{CAS} + t_{CP} + 2 t_T$) becomes greater than the specified t_{HPC} (min) value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
21. Data output turns off and becomes high impedance from later rising edge of RAS and CAS. Hold time and turn off time are specified by the timing specifications of later rising edge of RAS and CAS between t_{OHR} and t_{OH} and between t_{OFR} and t_{OFF} .
22. t_{DOH} defines the time at which the output level go cross. $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$ of output timing reference level.
23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below.
 - a. Enter self refresh mode within 15.6 μs after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
 - b. Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6 μs after exiting from self refresh mode.
24. In case of entering from RAS-only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
25. At $t_{RASS} > 100 \mu s$, self refresh mode is activated, and not activated at $t_{RASS} < 10 \mu s$. It is undefined within the range of $10 \mu s \leq t_{RASS} \leq 100 \mu s$. For $t_{RASS} \leq 10 \mu s$, it is necessary to satisfy t_{RPS} .
26. XXX: H or L (H: V_{IH} (min) V_{IN} V_{IH} (max), L: V_{IL} (min) V_{IN} V_{IL} (max))
////////: Invalid Dout
When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .


Early Write Cycle




HITACHI

HM5164805F Series, HM5165805F Series

Delayed Write Cycle ¹⁸




HITACHI



HITACHI

HM5164805F Series, HM5165805F Series


RAS-Only Refresh Cycle




HITACHI


HM5164805F Series, HM5165805F Series

CAS-Before-RAS Refresh Cycle






EDO Page Mode Read Cycle (1)



HM5164805F Series, HM5165805F Series


EDO Page Mode Read Cycle (2)



HITACHI


HM5164805F Series, HM5165805F Series

EDO Page Mode Early Write Cycle



HM5164805F Series, HM5165805F Series

EDO Page Mode Delayed Write Cycle*18




HITACHI

EDO Page Mode Read-Modify-Write Cycle*¹⁸



HM5164805F Series, HM5165805F Series


EDO Page Mode Mix Cycle (1)*20



HITACHI


HM5164805F Series, HM5165805F Series

EDO Page Mode Mix Cycle (2) *²⁰

**HITACHI**

HM5164805F Series, HM5165805F Series

Self Refresh Cycle (L-version)* 23, 24, 25




HITACHI

Package Dimensions

HM5165805FJ/ FLJ Series (CP-32DC)

Unit: mm



$$\frac{\text{*Dimension including the plating thickness}}{\text{Base material dimension}}$$

Hitachi Code	CP-32DC
JEDEC	—
EIAJ	Conform e
Weight (reference value)	1.2 g

HM5164805F Series, HM5165805F Series

HM5164805FTT/FLTT Series

HM5165805FTT/FLTT Series (TTP-32DC)



HITACHI