

3.3 VOLT HIGH-DENSITY SUPERSYNC II™ PRELIMINARY
NARROW BUS FIFO
8,192 x 18/16,384 x 9 IDT72V273
16,384 x 18/32,768 x 9 IDT72V283
32,768 x 18/65,536 x 9 IDT72V283
65,536 x 18/131,072 x 9 IDT72V293
131,072 x 18/262,144 x 9 IDT72V2103
262,144 x 18/524,288 x 9 IDT72V2113

FEATURES:

Choose among the following memory organizations:

IDT72V263	8,192 x 18/16,384 x 9
IDT72V273	16,384 x 18/32,768 x 9
IDT72V283	32,768 x 18/65,536 x 9
IDT72V293	65,536 x 18/131,072 x 9
IDT72V2103	131,072 x 18/262,144 x 9
IDT72V2113	262,144 x 18/524,288 x 9


- Functionally compatible with the IDT72V255LA/72V265LA and IDT72V275/72V285 SuperSync FIFOs
- 133 MHz operation
- 7.5 ns read/write cycle time (5.0 ns access time)
- User selectable input and output port bus-sizing
 - x9 in to x9 out
 - x9 in to x18 out
 - x18 in to x9 out
 - x18 in to x18 out
- Big-Endian/Little-Endian user selectable byte representation
- 5V tolerant inputs
- · Fixed, low first word latency
- · Zero latency retransmit
- Auto power down minimizes standby power consumption
- · Master Reset clears entire FIFO

- · Partial Reset clears data, but retains programmable settings
- · Empty, Full and Half-Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags, each flag can default to one of eight preselected offsets
- Selectable synchronous/asynchronous timing modes for Almost-Empty and Almost-Full flags
- Program programmable flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
- Output enable puts data outputs into high impedance state
- · Easily expandable in depth and width
- Independent Read and Write Clocks (permit reading and writing simultaneously)
- Available in the 80-pin Thin Quad Flat Pack (TQFP)
- · High-performance submicron CMOS technology
- Industrial temperature range (–40°C to +85°C) is available

DESCRIPTION:

The IDT72V263/72V273/72V283/72V293/72V2103/72V2113 are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write con-

FUNCTIONAL BLOCK DIAGRAM



SuperSync II FIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JUNE 1999

©1999 Integrated Device Technology, Inc

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DSC-4666/-

DESCRIPTION (Continued)

trols and a flexible Bus-Matching x9/x18 data flow. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following:

- Flexible x9/x18 Bus-Matching on both read and write ports
- The limitation of the frequency of one clock input with respect to the other has been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency.
- The period required by the retransmit operation is now fixed and short.
- The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is now


fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Bus-Matching SuperSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes.

Each FIFO has a data input port (D_n) and a data output port (Q_n) , both of which can assume either an 18-bit or a 9-bit width as determined by the state of external control pins Input Width (IW) and Output Width (OW) during the Master Reset cycle.

The input port is controlled by a Write Clock (WCLK) input and a Write Enable (\overline{WEN}) input. Data is written into the FIFO on every rising edge of WCLK when \overline{WEN} is asserted. The

PIN CONFIGURATIONS



TQFP (PN80-1, order code: PF) TOP VIEW

NOTE:

1. DNC = Do Not Connect.

DESCRIPTION (Continued)

output port is controlled by a Read Clock (RCLK) input and Read Enable (\overline{REN}) input. Data is read from the FIFO on every rising edge of RCLK when \overline{REN} is asserted. An Output Enable (\overline{OE}) input is provided for tri-state control of the outputs.

The frequencies of both the RCLK and the WCLK signals may vary from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other.

There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.

In *IDT Standard mode*, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, will shift the word from internal memory to the data output lines.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A $\overline{\text{REN}}$ does not have to be asserted for accessing the first word. However, subsequent words written to the FIFO do require a LOW on $\overline{\text{REN}}$ for access. The state of the FWFT/SI input during Master Reset determines the timing mode in use.

For applications requiring more data storage capacity than a single FIFO can provide, the FWFT timing mode permits depth expansion by chaining FIFOs in series (i.e. the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external logic is required.

These FIFOs have five flag pins, EF/OR (Empty Flag or Output Ready), FF/IR (Full Flag or Input Ready), HF (Half-full Flag), PAE (Programmable Almost-Empty flag) and PAF (Programmable Almost-Full flag). The EF and FF functions are selected in IDT Standard mode. The IR and OR functions are selected in FWFT mode. HF, PAE and PAF are always available for use, irrespective of timing mode.

PAE and PAF can be programmed independently to switch at any point in memory. Programmable offsets determine the flag switching threshold and can be loaded by two methods: parallel or serial. Eight default offset settings are also provided, so that PAE can be set to switch at a predefined number of locations from the empty boundary and the PAF threshold can also be set at similar predefined values from the full boundary. The default offset values are set during Master Reset by the state of the FSEL0, FSEL1, and LD pins.

For serial programming, \overline{SEN} together with \overline{LD} on each rising edge of WCLK, are used to load the offset registers via the Serial Input (SI). For parallel programming, \overline{WEN} together with \overline{LD} on each rising edge of WCLK, are used to load the offset registers via Dn. \overline{REN} together with \overline{LD} on each rising edge of RCLK can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading has been selected.

During Master Reset ($\overline{\text{MRS}}$) the following events occur: the read and write pointers are set to the first location of the FIFO. The FWFT pin selects IDT Standard mode or FWFT mode.

The Partial Reset (PRS) also sets the read and write pointers to the first location of the memory. However, the




Figure 1. Single Device Configuration Signal Flow Diagram

timing mode, programmable flag programming method, and default or programmed offset settings existing before Partial Reset remain unchanged. The flags are updated according to the timing mode and offsets in effect. PRS is useful for resetting a device in mid-operation, when reprogramming programmable flags would be undesirable.

It is also possible to select the timing mode of the PAE (Programmable Almost-Empty flag) and PAF (Programmable Almost-Full flag) outputs. The timing modes can be set to be either asynchronous or synchronous for the PAE and PAF flags.

If asynchronous PAE/PAF configuration is selected, the PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset to HIGH on the LOW-to-HIGH transition of WCLK. Similarly, the PAF is asserted LOW on the LOW-to-HIGH transition of WCLK and PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK.

If synchronous PAE/PAF configuration is selected, the PAE is asserted and updated on the rising edge of RCLK only and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only and not RCLK. The mode desired is configured during master reset by the state of the Programmable Flag Mode (PFM) pin.

The Retransmit function allows data to be reread from the FIFO more than once. A LOW on the $\overline{\text{RT}}$ input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory array. A zero-latency retransmit timing mode can be selected using the Retransmit timing Mode pin (RM). During Master Reset, a LOW on RM will select zero-latency retransmit. A HIGH on RM during Master Reset will select normal latency.

If zero-latency retransmit operation is selected the first data word to be retransmitted will be placed on the output register with respect to the same RCLK edge that initiated the retransmit based on RT being LOW.

Refer to Figure 11 and 12 for *Retransmit Timing* with normal latency. Refer to Figure 13 and 14 for *Retransmit Timing* with zero-latency.

A Big-Endian/Little-Endian data word format is provided. This function is useful when data is written into the FIFO in long word format (x18) and read out of the FIFO in small word (x9) format. If Big-Endian mode is selected, then the most significant byte (word) of the long word written into the FIFO will be read out of the FIFO first, followed by the least significant byte. If Little-Endian format is selected, then the least significant byte of the long word written into the FIFO will be read out first, followed by the most significant byte. The mode desired is configured during master reset by the state of the Big-Endian (\overline{BE}) pin.

The Interspersed/Non-Interspersed Parity (IP) bit function allows the user to select the parity bit in the word loaded into the parallel port (Do-Dn) when programming the flag offsets. If Interspersed Parity mode is selected, then the FIFO will assume that the parity bit is located in bit position D8 during the parallel programming of the flag offsets. If Non-Interspersed Parity mode is selected, then D8 is assumed to be a valid bit and D16 and D17 are ignored. IP mode is selected during Master Reset by the state of the IP input pin. This mode is relevant only when the input width is set to x18 mode.

If, at any time, the FIFO is not actively performing an operation, the chip will automatically power down. Once in the power down state, the standby supply current consumption is minimized. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state.

The IDT72V263/72V273/72V283/72V293/72V2103/72V2113 are fabricated using IDT's high speed submicron CMOS technology.

TABLE 1. BUS-MATCHING CONFIGURATION MODES

IW	OW	Write Port Width	Read Port Width
L	L	x18	x18
L	Н	x18	x9
Н	L	x9	x18
Н	Н	х9	x9

PIN DESCRIPTION

Symbol	Name	I/O	Description		
D0-D17	Data Inputs	I	Data inputs for a 18- or 9-bit bus. When in 18-bit mode, Do–D17 are used. When in 9-bit mode, Do–D8 are used and the unused inputs, D9–D17, should be tied LOW.		
MRS	Master Reset	I	MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standar mode, Bus-Matching configurations, one of eight programmable flag default settings serial or parallel programming of the offset settings, Big-Endian/Little-Endian format, zero latency timing mode, interspersed parity, and synchronous versus asynchronous programmable flag timing modes.		
PRS	Partial Reset	I	PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained.		
RT	Retransmit	ı	RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode or programmable flag settings. RT is useful to reread data from the first physical location of the FIFO.		
FWFT/SI	First Word Fall Through/Serial In	ı	During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers.		
OW*	Output Width	I	This pin selects the bus width of the read port. During Master Reset, when OW is LOW, the read port will be configured with a $x18$ bus width. If OW is HIGH, the read port will be a $x9$ bus width.		
IW*	Input Width	I	This pin selects the bus width of the write port. During Master Reset, when IW is LOW, the write port will be configured with a $x18$ bus width. If IW is HIGH, the write port will be a $x9$ bus width.		
BE*	*Big-Endian/ Little-Endian	I	During Master Reset, a LOW on BE will select Big-Endian operation. A HIGH on BE during Master Reset will select Little-Endian format.		
RM*	Retransmit Timing Mode	I	During Master Reset, a LOW on RM will select zero latency Retransmit timing Mode. A HIGH on RM will select normal latency mode.		
PFM*	Programmable Flag Mode	I	During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on PFM will select Synchronous Programmable flag timing mode.		
IP*	Interspersed Parity	ı	During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed Parity mode.		
FSEL0 *	Flag Select Bit 0	I	During Master Reset, this input along with FSEL1 and the LD pin, will select the default offset values for the programmable flags PAE and PAF. There are up to eight possible settings available.		
FSEL1*	Flag Select Bit 1	I	During Master Reset, this input along with FSEL0 and the LD pin will select the default offset values for the programmable flags PAE and PAF. There are up to eight possible settings available.		
WCLK	Write Clock	I	When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers for parallel programming, and when enabled by SEN, the rising edge of WCLK writes one bit of data into the programmable register for serial programming.		
WEN	Write Enable		WEN enables WCLK for writing data into the FIFO memory and offset registers.		
RCLK	Read Clock	I	When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.		
REN	Read Enable		REN enables RCLK for reading data from the FIFO memory and offset registers.		
ŌĒ	Output Enable	Ī	OE controls the output impedance of Qn.		
SEN	Serial Enable	l I	SEN enables serial loading of programmable flag offsets.		
ΙD	Load	I	This is a dual purpose pin. During Master Reset, the state of the $\overline{\text{LD}}$ input, along with FSEL0 and FSEL1, determines one of eight default offset values for the $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ flags, along with the method by which these offset registers can be programmed, parallel or serial (see Table 2). After Master Reset, this pin enables writing to and reading from the offset registers.		

NOTE: Inputs marked with * should not change state after Master Reset

PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description		
FF/IR	Full Flag/ Input Ready	0	In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory.		
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard mode, the \overline{EF} function is selected. \overline{EF} indicates whether or not the FIFO memory is empty. In FWFT mode, the \overline{OR} function is selected. \overline{OR} indicates whether or not there is valid data available at the outputs.		
PAF	Programmable Almost-Full Flag	0	PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in the Full Offset register. PAF goes LOW if the number of free locations in the FIFO memory is less than or equal to m.		
PAE	Programmable Almost-Empty Flag	0	PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty Offset register. PAE goes HIGH if the number of words in the FIFO memory is greater than or equal to offset n.		
HF	Half-Full Flag	0	HF indicates whether the FIFO memory is more or less than half-full.		
Q0-Q17	Data Outputs	0	Data outputs for a 18- or 9-bit bus. When in 18-bit mode, Q0–Q17 are used and when in 9-bit mode, Q0–Q8 are used, and the unused outputs, Q9-Q17 should not be connected.		

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +4.5	V
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	-50 to +50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc ⁽¹⁾	Supply Voltage	3.15	3.3	3.45	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.0		5.5	٧
VIL ⁽²⁾	Input Low Voltage	_	_	0.8	٧
Та	Operating Temperature Commercial	0	_	70	°С

NOTES:

- 1. Vcc=3.3V ± 0.15V, JEDEC JESD8-A compliant.
- 2. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $3.3V \pm 0.15V$, TA = 0° C to $+70^{\circ}$ C; JEDEC JESD8-A compliant)

		IDT72\ IDT72\ IDT72\ IDT72\ IDT72\ IDT72\ IDT72\ Comn			
Symbol	Parameter	Min.	Unit		
ILI ⁽¹⁾	Input Leakage Current	-1	1	μΑ	
ILO ⁽²⁾	Output Leakage Current	-10	10	μΑ	
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	V	
Vol	Output Logic "0" Voltage, IOL = 8 mA	_	0.4	V	
ICC1 ^(3,4,5)	Active Power Supply Current (x9 Input to x9 Output)	<u> </u>	30	mA	
ICC1 ^(3,4,5)	Active Power Supply Current (x18 Input to x18 Output)	_	— 35		
ICC2 ^(3,6)	Standby Current	_	15	mA	

NOTES:

- 1. Measurements with $0.4 \le V \text{IN} \le V \text{CC}$.
- 2. $\overline{OE} \ge V_{IH}, 0.4 \le V_{OUT} \le V_{CC}$.
- 3. Tested with outputs open (IOUT = 0).
- 4. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- For x 18 bus widths, typical Icc1 = 5 + fs + 0.02*CL*fs (in mA); for x 9 bus widths, typical Icc1 = 5 + 0.775*fs + 0.02*CL*fs (in mA).

These equations are valid under the following conditions:

Vcc = 3.3V, tA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).

6. All Inputs = Vcc - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
COUT ^(1,2)	Output Capacitance	Vout = 0V	10	pF

- 1. With output deselected, $(\overline{OE} \ge V_{IH})$.
- 2. Characterized values, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load for tclk = 10ns, 15 ns	See Figure 2a
Output Load for tclk = 7.5ns	See Figure 2b & 2c

AC TEST LOADS - 7.5ns Speed Grade




Figure 2b. AC Test Load

AC TEST LOADS - 10ns, 15ns Speed Grades




Figure 2a. Output Load

* Includes jig and scope capacitances.




Figure 2c. Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: Vcc= $3.3V \pm 0.15V$; TA = 0° C to +70°C; JEDEC JESD8-A compliant)

				Comr	nercial			
		72V2 72V2 72V2 72V2	63L7.5 73L7.5 83L7.5 93L7.5 103L7.5 113L7.5	72V2 72V2 72V2 72V2	63L10 73L10 83L10 93L10 103L10 113L10		′3L15 3L15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	_	133.3	_	100	_	66.7	MHz
tA	Data Access Time	_	5	2	6.5	2	10	ns
tclk	Clock Cycle Time	7.5	_	10		15		ns
tclkh	Clock High Time	3.5	_	4.5		6		ns
tclkl	Clock Low Time	3.5	_	4.5	_	6	-	ns
tos	Data Setup Time	2.5	_	3.5	_	4		ns
tDH	Data Hold Time	0.5		0.5		1		ns
tens	Enable Setup Time	2.5	_	3.5	_	4	" —	ns
tenh	Enable Hold Time	0.5	_	0.5	_	1	_	ns
tlds	Load Setup Time	3.5	_	3.5		N 4 N	<u> </u>	ns
tldh	Load Hold Time	0.5	_	0.5		1	_	ns
trs	Reset Pulse Width(2)	10	_	10 🎕	(% \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	15		ns
trss	Reset Setup Time	10	_	₈ 10	** —	15		ns
trsr	Reset Recovery Time	10	_ <	<i></i>		15	_	ns
trsf	Reset to Flag and Output Time	— .a	15	_	15	_	15	ns
trts	Retransmit Setup Time	3.5	~ _	3.5	_	4	_	ns
tolz	Output Enable to Output in Low Z(3)	0	<u> </u>	0	_	0	_	ns
toe	Output Enable to Output Valid	2	6	2	6	3	8	ns
tohz	Output Enable to Output in High Z ⁽³⁾	2	6	2	6	3	8	ns
twff	Write Clock to FF or IR	_	5	_	6.5	_	10	ns
tref	Read Clock to EF or OR	_	5	_	6.5	_	10	ns
tpafa	Clock to Asynchronous Programmable Almost-Full Flag	_	12.5	_	16	_	20	ns
tPAFS	Write Clock to Synchronous Programmable Almost-Full Flag	_	5		6.5	_	10	ns
tpaea	Clock to Asynchronous Programmable Almost-Empty Flag	_	12.5		16		20	ns
tPAES	Read Clock to Synchronous Programmable Almost-Empty Flag	_	5	_	6.5	_	10	ns
tHF	Clock to HF	_	12.5	_	16	_	20	ns
tskew1	Skew time between RCLK and WCLK for EF/OR and FF/IR	5		7		9		ns
tskew2	Skew time between RCLK and WCLK for PAE and PAF	7		10	_	14	_	ns

- 1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
- 2. Pulse widths less than minimum values are not allowed.
- 3. Values guaranteed by design, not currently tested.

FUNCTIONAL DESCRIPTION

TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE

The IDT72V263/72V273/72V283/72V293/72V2103/72V2113 support two different timing modes of operation: IDT Standard mode or First Word Fall Through (FWFT) mode. The selection of which mode will operate is determined during Master Reset, by the state of the FWFT/SI input.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (\overline{EF}) to indicate whether or not there are any words present in the FIFO. It also uses the Full Flag function (\overline{FF}) to indicate whether or not the FIFO has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (\overline{REN}) and RCLK.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Q_n) . It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Q_n after three RCLK rising edges, \overline{REN} = LOW is not necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) and RCLK.

Various signals, both input and output signals operate differently depending on which timing mode is in effect.

IDT STANDARD MODE

In this mode, the status flags, FF, PAF, HF, PAE, and EF operate in the manner outlined in Table 3. To write data into to the FIFO, Write Enable (WEN) must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of the Write Clock (WCLK). After the first write is performed, the Empty Flag (EF) will go HIGH. Subsequent writes will continue to fill up the FIFO. The Programmable Almost-Empty flag (PAE) will go HIGH after n + 1 words have been loaded into the FIFO, where n is the empty offset value. The default setting for these values are stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the Half-Full flag (\overline{HF}) would toggle to LOW once (D/2 + 1) words were written into the FIFO. If x18 Input or x18 Output bus Width is selected, (D/2 + 1) = the4.097th word for the IDT72V263. 8.193th word for IDT72V273. 16.385th word for the IDT72V283, 32,769th word for the IDT72V293, 65,537th word for the IDT72V2103 and 131,073rd word for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, (D/2 + 1) = the 8,193rd word for the IDT72V263, 16,385th word for IDT72V273, 32,769th word for the IDT72V283, 65,537th word for the IDT72V293, 131,073rd word for the IDT72V2103 and 262,145th word for the IDT72V2113. Continuing to write data into the FIFO will cause the Programmable Almost-Full flag (PAF) to go LOW. Again, if no reads are performed, the PAF will go LOW after (D-m) writes to the FIFO. If x18 Input or x18 Output bus Width is selected, (D-m) = (8,192-m) writes for the IDT72V263, (16,384-m)writes for the IDT72V273, (32,768-m) writes for the IDT72V283, (65,536-m) writes for the IDT72V293, (131,072-m) writes for the IDT72V2103 and (262,144-m) writes for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, (D-m) = (16,384-m)

writes for the IDT72V263, (32,768-m) writes for the IDT72V273, (65,536-m) writes for the IDT72V283, (131,072-m) writes for the IDT72V293, (262,144-m) writes for the IDT72V2103 and (524,288-m) writes for the IDT72V2113. The offset "m" is the full offset value. The default setting for these values are stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

When the FIFO is full, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. If no reads are performed after a reset, \overline{FF} will go LOW after D writes to the FIFO. If the x18 Input or x18 Output bus Width is selected, D = 8,192 writes for the IDT72V263, 16,384 writes for the IDT72V273, 32,768 writes for the IDT72V283, 65,536 writes for the IDT72V293, 131,072 writes for the IDT72V2103 and 262,144 writes for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 writes for the IDT72V263, 32,768 writes for the IDT72V273, 65,536 writes for the IDT72V283, 131,072 writes for the IDT72V293, 262,144 writes for the IDT72V2103 and 524,288 writes for the IDT72V2113, respectively.

If the FIFO is full, the first read operation will cause FF to go HIGH. Subsequent read operations will cause PAF and HF to go HIGH at the conditions described in Table 3. If further read operations occur, without write operations, PAE will go LOW when there are n words in the FIFO, where n is the empty offset value. Continuing read operations will cause the FIFO to become empty. When the last word has been read from the FIFO, the EF will go LOW inhibiting further read operations. REN is ignored when the FIFO is empty.

When configured in IDT Standard mode, the $\overline{\mathsf{EF}}$ and $\overline{\mathsf{FF}}$ outputs are double register-buffered outputs.

Relevant timing diagrams for IDT Standard mode can be found in Figure 7, 8 and 11.

FIRST WORD FALL THROUGH MODE (FWFT)

In this mode, the status flags, \overline{IR} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{OR} operate in the manner outlined in Table 4. To write data into the FIFO, \overline{WEN} must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the Output Ready (\overline{OR}) flag will go LOW. Subsequent writes will continue to fill up the FIFO. \overline{PAE} will go HIGH after n+2 words have been loaded into the FIFO, where n is the empty offset value. The default setting for these values are stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the $\overline{\text{HF}}$ would toggle to LOW once the (D/2 + 2) words were written into the FIFO. If x18 Input or x18 Output bus Width is selected,(D/2 + 2) = the 4,098th word for the IDT72V263, 8,194th word for IDT72V273, 16,386th word for the IDT72V283, 32,770th word for the IDT72V293, 65,538th word for the IDT72V2103 and 131,074th word for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, (D/2 + 2) = the 8,194th word for the IDT72V263, 16,386th word for IDT72V273, 32,770th word for the IDT72V283, 65,538th word for the IDT72V293, 131,074th word for the IDT72V2103 and 262,146th word for the IDT72V2113. Continuing to write data into the FIFO will cause the $\overline{\text{PAF}}$ to go LOW. Again, if no reads are performed, the $\overline{\text{PAF}}$ will go LOW after (D-m) writes to the FIFO. If x18 Input or x18 Output bus Width is selected, (D-m) = (8,193-m) writes for the IDT72V263,

(16,385-m) writes for the IDT72V273, (32,769-m) writes for the IDT72V283, (65,537-m) writes for the IDT72V293, (131,073-m) writes for the IDT72V2103 and (262,145-m) writes for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, (D-m) = (16,385-m) writes for the IDT72V263, (32,769-m) writes for the IDT72V273, (65,537-m) writes for the IDT72V283, (131,073-m) writes for the IDT72V293, (262,145-m) writes for the IDT72V2103 and (524,289-m) writes for the IDT72V2113. The offset m is the full offset value. The default setting for these values are stated in the footnote of Table 2.

When the FIFO is full, the Input Ready ($\overline{\text{IR}}$) flag will go HIGH, inhibiting further write operations. If no reads are performed after a reset, $\overline{\text{IR}}$ will go HIGH after D writes to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 8,193 writes for the IDT72V263, 16,385) writes for the IDT72V273, 32,769 writes for the IDT72V283, 65,537 writes for the IDT72V293, 131,073 writes for the IDT72V2103 and 262,145 writes for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 writes for the IDT72V263, 32,769 writes for the IDT72V273, 65,537 writes for the IDT72V283, 131,073 writes for the IDT72V293, 262,145 writes for the IDT72V2103 and 524,289 writes for the IDT72V2113, respectively. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

If the FIFO is full, the first read operation will cause the $\overline{\text{IR}}$ flag to go LOW. Subsequent read operations will cause the $\overline{\text{PAF}}$ and $\overline{\text{HF}}$ to go HIGH at the conditions described in Table 4. If further read operations occur, without write operations, the $\overline{\text{PAE}}$ will go LOW when there are n+1 words in the FIFO, where n is the empty offset value. Continuing read operations will cause the FIFO to become empty. When the last word has been read from the FIFO, $\overline{\text{OR}}$ will go HIGH inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty.

When configured in FWFT mode, the \overline{OR} flag output is triple register-buffered, and the \overline{IR} flag output is double register-buffered.

Relevant timing diagrams for FWFT mode can be found in Figure 9, 10 and 12.

PROGRAMMING FLAG OFFSETS

Full and Empty Flag offset values are user programmable. The IDT72V263/72V273/72V283/72V293/72V2103/72V2113 has internal registers for these offsets. There are eight default offset values selectable during Master Reset. These offset values are shown in Table 2. Offset values can also be programmed into the FIFO in one of two ways; serial or parallel loading method. The selection of the loading method is done using the \overline{LD} (Load) pin. During Master Reset, the state of the \overline{LD} input determines whether serial or parallel flag offset programming is enabled. A HIGH on \overline{LD} during Master Reset selects serial loading of offset values. A LOW on \overline{LD} during Master Reset selects parallel loading of offset values.

In addition to loading offset values into the FIFO, it is also possible to read the current offset values. Offset values can be read via the parallel output port Q0-Qn, regardless of the programming mode selected (serial or parallel). It is not possible to read the offset values in serial fashion.

Figure 3, Programmable Flag Offset Programming Sequence, summaries the control pins and sequence for both serial and parallel programming modes. For a more detailed description, see discussion that follows.

The offset registers may be programmed (and reprogrammed) any time after Master Reset, regardless of whether serial or parallel programming has been selected. Valid programming ranges are from 0 to D-1.

TABLE 2. DEFAULT PROGRAMMABLE FLAG
OFFSETS

			IDT72V263 IDT72V273
LD	FSEL0	FSEL1	Offsets n,m
Н	L	L	1,023
L	L	Н	511
L	Н	L	255
L	L	L	127
L	Н	Н	63
Н	L	Н	31
Η	Н	L	15
Н	Н	Н	7

			IDT72	:V283	IDT72V293 IDT72V2103 IDT72V2113
		,	Offset		Offsets n,m
<u></u>			All Other		
	FSEL0 FSEL1		Modes	Mode	
L	L	Ι	511	16,383	16,383
L	Н	┙	255	8,191	8,191
L	Н	Ι	63	4,095	4,095
Н	L	Н	31	2,047	2,047
Н	L	L	1,023	1,023	1,023
Н	Н	L	15	511	511
Н	Н	Ι	7	255	255
Ĺ	L	L	127	127	127

NOTES:

- n = empty offset for PAE.
- 2. m = full offset for PAF

SYNCHRONOUS vs ASYNCHRONOUS PROGRAMMABLE FLAG TIMING SELECTION

The IDT72V263/72V273/72V283/72V293/72V2103/72V2113 can be configured during the Master Reset cycle with either synchronous or asynchronous timing for PAF and PAE flags by use of the PFM pin.

If synchronous PAF/PAE configuration is selected (PFM, HIGH during MRS), the PAF is asserted and updated on the rising edge of WCLK only and not RCLK. Similarly, PAE is asserted and updated on the rising edge of RCLK only and not WCLK. For detail timing diagrams, see Figure 18 for synchronous PAF timing and Figure 19 for synchronous PAE timing.

If asynchronous PAF/PAE configuration is selected (PFM, LOW during MRS), the PAF is asserted LOW on the LOW-to-HIGH transition of WCLK and PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK. Similarly, PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset to HIGH on the LOW-to-HIGH transition of WCLK. For detail timing diagrams, see Figure 20 for asynchronous PAF timing and Figure 21 for asynchronous PAE timing.

4666 drw 05

TABLE 3 — STATUS FLAGS FOR IDT STANDARD MODE

72V263 72V263 72V273	72V263 72V273		72V273 72V283	72V283 72V293	72V293 72V2103	72V2103 72V2113	72V2113	Ħ	PAF	FF PAF HF PAE		Ш
0 0 0	0 0	0		0	0	0	0	I	I	Н		
1 ton 1 ton	1	1 to n		1 to n	1 to n	1 to n	1 to n	I	т	н	٦ ا	ェ
(n+1) to 4,096 (n+1) to 8,192 (n+1) to 16,384	(n+1	(n+1) to 16,384		(n+1) to 32,768	(n+1) to 65,536	(n+1) to 131,072	(n+1) to 262,144	I	I	I	I	I
4,097 to (8,192-(m+1)) 8,193 to (16,384-(m+1)) 16,385 to (32,768-(m+1)) 32	16,385 to (32,768-(m+1))	(32,768-(m+1))	32	32,769 to (65,536-(m+1))	65,537 to (131,072-(m+1))	131,073 to (262,144-(m+1))	262,145 to (524,288-(m+1))	I	I	٦	I	I
(8,192-m) to 8,191 (16,384-m) to 16,383 (32,768-m) to 32,767 ((32,768-m) to 32,767)	(65,536-m) to 65,535	(131,072-m) to 131,071	(262,144-m) to 262,143	(524,288-m) to 524,287	н	7	٦	н	I
8,192 16,384 32,768		32,768		65,536	131,072	262,144	524,288	7	7	7	I	ェ


NOTE:1. See Table 2 for values for n, m.


TABLE 4 — STATUS FLAGS FOR FWFT MODE

	PAF HF PAE OR	Ξ.	٦ .		7 1] L	l L
	<u> </u>	Ľ	_	Ξ.	エ	=	
	<u></u> 性	Ξ	Ξ.	Η	7 .	_	\vdash
	E E	Ι	Н	Ξ.	I	$oxed{-}$	<u> </u>
	<u>"</u>	_	٦	٦	٦	_	_
72V2113		0	1 to n+1	(n+2) to 262,145	262,146 to (524,289-(m+1))	(524,289-m) to 524,288	524,289
72V2103	72V2113	0	1 to n+1	(n+2) to 131,073	32,770 to (65,537-(m+1)) 65,538 to (131,073-(m+1)) 131,074 to (262,145-(m+1)) 262,146 to (524,289-(m+1))	(262,145-m) to 262,144	262,145
72V293	72V2103	0	1 to n+1	(n+2) to 65,537	65,538 to (131,073-(m+1))	(131,073-m) to 131,072	131,073
72V283	72V293	0	1 to n+1	(n+2) to 32,769	32,770 to (65,537-(m+1))	(65,537-m) to 65,536	65,537
72V273	72V283	0	1 to n+1	(n+2) to 16,385	4,098 to (8,193-(m+1)) 8,194 to (16,385-(m+1)) 16,386 to (32,769-(m+1))	(32,769-m) to 32,768	32,769
72V263	72V273	0	1 to n+1	(n+2) to 8,193	8,194 to (16,385-(m+1))	(16,385-m) to 16,384	16,385
	72V263	0	1 to n+1	(n+2) to 4,097	4,098 to (8,193-(m+1))	(8,193-m) to 8,192	8,193
1W = W = x9	IW ≠ OW or IW = OW = x18		Number of Words in FIFO(2)				

NOTE:
1. See Table 2 for values for n, m.
2. Number of Words in FIFO = FIFO Depth + Output Register

12







* NOTE: When programming the 72V293 with an input bus width of x9 and output bus width of x18, 4 write cycles will be required. When Reading the 72V293 with an output bus width of x9 and input bus width of x18, 4 read cycles will be required. A total of 6 program/ read cycles will be required for x9 bus width if both the input and output bus widths are set to x9.

Figure 3. Programmable Flag Offset Programming Sequence

x9 to x9 Mode # of Bits Used: 14 bits for the 72V263 15 bits for the 72V273 16 bits for the 72V283 17 bits for the 72V293 18 bits for the 72V2103 19 bits for the 72V2113 Note: All unused bits of the LSB & MSB are don't care All Other Modes # of Bits Used: 13 bits for the 72V263 14 bits for the 72V273 15 bits for the 72V283 16 bits for the 72V293 17 bits for the 72V2103 18 bits for the 72V2113 Note: All unused bits of the LSB & MSB are don't care





4666 drw 06a

Figure 3. Programmable Flag Offset Programming Sequence (continued)

ΙD	WEN	REN	SEN	WCLK	RCLK	72V263 72V273 72V283 72V293 72V2103 72V2113		
0	0	1	1		Х	Parallel write to Empty Offset (L Empty Offset (M Full Offset (LSB Full Offset (MSE	SB) MSB)	
0	1	0	1	X		Parallel read from registers: Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)		
0	1	1	0		X	x9 to x9 Mode Serial shift into registers: 28 bits for the 72V263 30 bits for the 72V273 32 bits for the 72V283 34 bits for the 72V293 36 bits for the 72V2103 38 bits for the 72V2113 1 bit for each rising WCLK edge Starting with Empty Offset (LSB) Ending with Full Offset (MSB)	All Other Modes Serial shift into registers: 26 bits for the 72V263 28 bits for the 72V273 30 bits for the 72V283 32 bits for the 72V293 34 bits for the 72V2103 36 bits for the 72V2113 1 bit for each rising WCLK edge Starting with Empty Offset (LSB) Ending with Full Offset (MSB)	
Х	1	1	1	Х	Х	No Operation		
1	0	Х	X		Х	Write Memory		
1	Х	0	Х	Х		Read Memory		
1	1	1	Х	Х	Х	No Operation		

4666 drw 07

- 1. The programming method can only be selected at Master Reset.
- 2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
- 3. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 3. Programmable Flag Offset Programming Sequence (Continued)

SERIAL PROGRAMMING MODE

If Serial Programming mode has been selected, as described above, then programming of PAE and PAF values can be achieved by using a combination of the LD. SEN. WCLK and SI input pins. Programming PAE and PAF proceeds as follows: when \overline{LD} and \overline{SEN} are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset LSB and ending with the Full Offset MSB. If x9 to x9 mode is selected, a total of 28 bits for the IDT72V263, 30 bits for the IDT72V273, 32 bits for the IDT72V283, 34 bits for the IDT72V293, 36 bits for the IDT72V2103 and 38 bits for the IDT72V2113. For any other mode of operation (that includes x18 bus width on either the Input or Output), minus 2 bits from the values above. So, a total of 26 bits for the IDT72V263, 28 bits for the IDT72V273, 30 bits for the IDT72V283, 32 bits for the IDT72V293, 34 bits for the IDT72V2103 and 36 bits for the IDT72V2113. See Figure 15, Serial Loading of Programmable Flag Registers, for the timing diagram for this mode.

Using the serial method, individual registers cannot be programmed selectively. \overline{PAE} and \overline{PAF} can show a valid status only after the complete set of bits (for all offset registers) has been entered. The registers can be reprogrammed as long as the complete set of new offset bits is entered. When \overline{LD} is LOW and \overline{SEN} is HIGH, no serial write to the registers can occur.

Write operations to the FIFO are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing \overline{LD} and \overline{SEN} HIGH, data can be written to FIFO memory via D_n by toggling \overline{WEN} . When \overline{WEN} is brought HIGH with \overline{LD} and \overline{SEN} restored to a LOW, the next offset bit in sequence is written to the registers via SI. If an interruption of serial programming is desired, it is sufficient either to set \overline{LD} LOW and deactivate \overline{SEN} or to set \overline{SEN} LOW and deactivate \overline{LD} . Once \overline{LD} and \overline{SEN} are both restored to a LOW level, serial offset programming continues.

From the time serial programming has begun, neither programmable flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves the above criteria; PAF will be valid after two more rising WCLK edges plus tpaf, PAE will be valid after the next two rising RCLK edges plus tpae plus tskew2.

It is not possible to read the flag offset values in a serial mode.

PARALLEL PROGRAMMING MODE

If Parallel Programming mode has been selected, as described above, then programming of \overline{PAE} and \overline{PAF} values can be achieved by using a combination of the \overline{LD} , WCLK, \overline{WEN} and Dn input pins. If the FIFO is configured for an input bus width and output bus width both set to x9, then the total number of write operations required to program the offset registers is 4 for the IDT72V263/72V273/72V283 or 6 for the IDT72V293/72V2103/72V2113. Refer to Figure 3, *Programmable Flag Offset Programming Sequence*, for a detailed diagram of the data input

lines Do-Dn used during parallel programming. If the FIFO is configured for an input to output bus width of x9 to x18, x18 to x9 or x18 to x18, then the following number of write operations are required. For an input bus width of x18 a total of 2 write operations will be required to program the offset registers for the 72V263/72V273/72V283/72V293. A total of 4 write operations will be required for the 72V2103/72V2113. For an input bus width of x9 a total of 4 write operations will be required to program the offset registers for the 72V263/72V273/72V283/72V293. A total of 6 will be required for the 72V2103/72V2113. Refer to Figure 3, *Programmable Flag Offset Programming Sequence*, for a detailed diagram.

For example, programming \overline{PAE} and \overline{PAF} on the IDT72V293/72V2103/72V2113 configured for x18 bus width proceeds as follows: when \overline{LD} and \overline{WEN} are set LOW, data on the inputs Dn are written into the LSB of the Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data are written into the MSB of the Empty Offset Register. On the third LOW-to-HIGH transition of WCLK, data are written into the LSB of the Full Offset Register. On the fourth LOW-to-HIGH transition of WCLK, data are written into the MSB of the Full Offset Register. The fifth LOW-to-HIGH transition of WCLK, data are written, once again to the Empty Offset Register. Note that for x9 bus width, one extra Write cycle is required for both the Empty Offset Register and Full Offset Register. See Figure 16, Parallel Loading of Programmable Flag Registers, for the timing diagram for this mode.

The act of writing offsets in parallel employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers. Refer to Figure 3, *Programmable Flag Offset Programming Sequence*, for a detailed diagramof the data input lines Do-Dn used during parallel programming.

Write operations to the FIFO are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One, two or more offset registers can be written and then by bringing \overline{LD} HIGH, write operations can be redirected to the FIFO memory. When \overline{LD} is set LOW again, and \overline{WEN} is LOW, the next offset register in sequence is written to. As an alternative to holding \overline{WEN} LOW and toggling \overline{LD} , parallel programming can also be interrupted by setting \overline{LD} LOW and toggling \overline{WEN} .

Note that the status of a programmable flag (PAE or PAF) output is invalid during the programming process. From the time parallel programming has begun, a programmable flag output will not be valid until the appropriate offset word has been written to the register(s) pertaining to that flag. Measuring from the rising WCLK edge that achieves the above criteria; PAF will be valid after two more rising WCLK edges plus tPAF, PAE will be valid after the next two rising RCLK edges plus tPAE plus tSKEW2.

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset regis-

ters can be read on the Qo-Qn pins when \overline{LD} is set LOW and REN is set LOW. If the FIFO is configured for an input bus width and output bus width both set to x9, then the total number of read operations required to read the offset registers is 4 for the IDT72V263/72V273/72V283 or 6 for the IDT72V293/72V2103/ 72V2113. Refer to Figure 3, Programmable Flag Offset Programming Sequence, for a detailed diagram of the data input lines Do-Dn used during parallel programming. If the FIFO is configured for an input to output bus width of x9 to x18, x18 to x9 or x18 to x18, then the following number of read operations are required: for an output bus width of x18 a total of 2 read operations will be required to read the offset registers for the 72V263/72V273/72V283/72V293. A total of 4 read operations will be required for the 72V2103/72V2113. For an output bus width of x9 a total of 4 read operations will be required to read the offset registers for the 72V263/72V273/72V283/72V293. A total of 6 will be required for the 72V2103/72V2113. Refer to Figure 3, Programmable Flag Offset Programming Sequence, for a detailed diagram. For example, reading PAE and PAF on the IDT72V293/72V2103/72V2113 configured for x18 bus width proceeds as follows: data are read via Qn from the Empty Offset Register on the first and second LOW-to-HIGH transition of RCLK. Upon the third and fourth LOW-to-HIGH transition of RCLK, data are read from the Full Offset Register. The fifth and sixth transition of RCLK reads, once again, from the Empty Offset Register. Note that for a x9 bus width, one extra Read cycle is required for both the Empty Offset Register and Full Offset Register. See Figure 17, Parallel Read of Program*mable Flag Registers*, for the timing diagram for this mode.

It is permissible to interrupt the offset register read sequence with reads or writes to the FIFO. The interruption is accomplished by deasserting $\overline{\text{REN}}$, $\overline{\text{LD}}$, or both together. When $\overline{\text{REN}}$ and $\overline{\text{LD}}$ are restored to a LOW level, reading of the offset registers continues where it left off. It should be noted, and care should be taken from the fact that when a parallel read of the flag offsets is performed, the data word that was present on the output lines Qn will be overwritten.

Parallel reading of the offset registers is always permitted regardless of which timing mode (IDT Standard or FWFT modes) has been selected.

RETRANSMIT OPERATION

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit setup is initiated by holding \overline{RT} LOW during a rising RCLK edge. \overline{REN} and \overline{WEN} must be HIGH before bringing \overline{RT} LOW. At least two words, but no more than D - 2 words should have been written into the FIFO, and read from the FIFO, between Reset (Master or Partial) and the time of Retransmit setup. If x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the

IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113. In FWFT mode, if x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2913.

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{EF} LOW. The change in level will only be noticeable if \overline{EF} was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on REN to enable the rising edge of RCLK. See Figure 11, Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{OR} HIGH. During this period, the internal read pointer is set to the first location of the RAM array.

When OR goes LOW, Retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no LOW on REN is necessary. Reading all subsequent words requires a LOW on REN to enable the rising edge of RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant timing diagram.

For either IDT Standard mode or FWFT mode, updating of the PAE, \overline{HF} and \overline{PAF} flags begin with the rising edge of RCLK that the \overline{RT} is setup on. \overline{PAE} is synchronized to RCLK, thus on the second rising edge of RCLK after \overline{RT} is setup, the \overline{PAE} flag will be updated. \overline{HF} is asynchronous, thus the rising edge of RCLK that \overline{RT} is setup will update \overline{HF} . \overline{PAF} is synchronized to WCLK, thus the second rising edge of WCLK that occurs tskew after the rising edge of RCLK that \overline{RT} is setup will update \overline{PAF} . \overline{RT} is synchronized to RCLK.

The Retransmit function has the option of 2 modes of operation, either "normal latency" or "zero latency". Figure 11 and Figure 12 mentioned previously, relate to "normal latency". Figure 13 and Figure 14 show "zero latency" retransmit operation. Zero latency basically means that the first data word to be retransmitted, is placed onto the output register with respect to the RCLK pulse that initiated the retransmit.




Figure 4. Bus-Matching Byte Arrangement

SIGNAL DESCRIPTION

INPUTS:

DATA IN (Do - Dn)

Data inputs for 18-bit wide data (Do-D17) or data inputs for 9-bit wide data (Do-D8).

CONTROLS:

MASTER RESET (MRS)

A Master Reset is accomplished whenever the MRS input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and HF will go HIGH.

If FWFT/SI is LOW during Master Reset then the IDT Standard mode, along with \overline{EF} and \overline{FF} are selected. \overline{EF} will go LOW and \overline{FF} will go HIGH. If FWFT/SI is HIGH, then the First Word Fall Through mode (FWFT), along with \overline{IR} and \overline{OR} , are selected. \overline{OR} will go HIGH and \overline{IR} will go LOW.

All control settings such as OW, IW, \overline{BE} , RM, PFM and IP are defined during the Master Reset cycle.

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

See Figure 5, *Master Reset Timing*, for the relevant timing diagram.

PARTIAL RESET (PRS)

A Partial Reset is accomplished whenever the \overline{PRS} input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH.

Whichever mode is active at the time of Partial Reset, IDT Standard mode or First Word Fall Through, that mode will remain selected. If the IDT Standard mode is active, then $\overline{\text{FF}}$ will go HIGH and $\overline{\text{EF}}$ will go LOW. If the First Word Fall Through mode is active, then $\overline{\text{OR}}$ will go HIGH, and $\overline{\text{IR}}$ will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming programmable flag offset settings may not be convenient.

See Figure 6, *Partial Reset Timing*, for the relevant timing diagram.

RETRANSMIT (RT)

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of the memory.

Retransmit setup is initiated by holding \overline{RT} LOW during a rising RCLK edge. \overline{REN} and \overline{WEN} must be HIGH before bringing \overline{RT} LOW.

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{EF} LOW. The change in level will only be noticeable if \overline{EF} was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on REN to enable the rising edge of RCLK. See Figure 11, Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{OR} HIGH. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes LOW, Retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no LOW on \overline{REN} is necessary. Reading all subsequent words requires a LOW on \overline{REN} to enable the rising edge of RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant timing diagram.

In Retransmit operation, zero-latency mode can be selected using the Retransmit Mode (RM) pin during a Master Reset. This can be applied to both IDT Standard mode and FWFT mode.

RETRANSMIT LATENCY MODE (RM)

A zero-latency retransmit timing mode can be selected using the Retransmit timing Mode pin (RM). During Master Reset, a LOW on RM will select zero-latency retransmit. A HIGH on RM during Master Reset will select normal latency.

If zero-latency retransmit operation is selected the first data word to be retransmitted will be placed on the output register with respect to the same RCLK edge that initiated the retransmit based on RT being LOW.

Refer to Figure 13 for *Retransmit Timing* with zero latency (IDT Standard Mode). Refer to Figure 14 for *Retransmit Timing* with zero latency (FWFT Mode).

FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI input determines whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag ($\overline{\text{EF}}$) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function ($\overline{\text{FF}}$) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable ($\overline{\text{REN}}$) and RCLK.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data

outputs (Qn). It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges, $\overline{REN} = LOW$ is not necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) and RCLK.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. Serial programming using the FWFT/SI pin functions the same way in both IDT Standard and FWFT modes.

WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. It is permissible to stop the WCLK. Note that while WCLK is idle, the $\overline{\text{FF}}/\overline{\text{IR}}$, $\overline{\text{PAF}}$ and $\overline{\text{HF}}$ flags will not be updated. (Note that WCLK is only capable of updating $\overline{\text{HF}}$ flag to LOW.) The Write and Read Clocks can either be independent or coincident.

WRITE ENABLE (WEN)

When the WEN input is LOW, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When WEN is HIGH, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the IDT Standard mode, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FF will go HIGH allowing a write to occur. The FF is updated by two WCLK cycles + tskew after the RCLK cycle.

To prevent data overflow in the FWFT mode, \overline{IR} will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{IR} will go LOW allowing a write to occur. The \overline{IR} flag is updated by two WCLK cycles + tskew after the valid RCLK cycle.

WEN is ignored when the FIFO is full in either FWFT or IDT Standard mode.

READ CLOCK (RCLK)

A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge of the RCLK input. It is permissible to stop the RCLK. Note that while RCLK is idle, the EF/OR, PAE and HF flags will not be updated. (Note that RCLK is only capable of updating the HF flag to HIGH.) The Write and Read Clocks can be independent or coincident.

READ ENABLE (REN)

When Read Enable is LOW, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the $\overline{\text{REN}}$ input is HIGH, the output register holds the previous data and no new data is loaded into the output register. The data outputs Qo-Qn maintain the previous data value.

In the IDT Standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using $\overline{\text{REN}}$. When the last word has been read from the FIFO, the Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{EF}}$ will go HIGH allowing a read to occur. The $\overline{\text{EF}}$ flag is updated by two RCLK cycles + tskew after the valid WCLK cycle.

In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Q_n , on the third valid LOW to HIGH transition of RCLK + tskew after the first write. \overline{REN} does not need to be asserted LOW. In order to access all other words, a read must be executed using \overline{REN} . The RCLK LOW to HIGH transition after the last word has been read from the FIFO, Output Ready (\overline{OR}) will go HIGH with a true read (RCLK) with $\overline{REN} = LOW$, inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

SERIAL ENABLE (SEN)

The $\overline{\text{SEN}}$ input is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. $\overline{\text{SEN}}$ is always used in conjunction with $\overline{\text{LD}}$. When these lines are both LOW, data at the SI input can be loaded into the program register one bit for each LOW-to-HIGH transition of WCLK.

When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded. SEN functions the same way in both IDT Standard and FWFT modes.

OUTPUT ENABLE (OE)

When Output Enable is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is HIGH, the output data bus (Qn) goes into a high impedance state.

LOAD (LD)

This is a dual purpose pin. During Master Reset, the state of the \overline{LD} input, along with FSEL0 and FSEL1, determines one of eight default offset values for the \overline{PAE} and \overline{PAF} flags, along with the method by which these offset registers can be programmed, parallel or serial (see Table 2). After Master Reset, \overline{LD} enables write operations to and read operations from the offset registers. Only the offset loading method currently selected can be used to write to the registers. Offset registers can be read only in parallel.

After Master Reset, the \overline{LD} pin is used to activate the programming process of the flag offset values \overline{PAE} and \overline{PAF} . Pulling \overline{LD} LOW will begin a serial loading or parallel load or read of these offset values.

BUS-MATCHING (IW, OW)

The pins IW and OW are used to define the input and output bus widths. During Master Reset, the state of these pins is used to configure the device bus sizes. See Table 1 for control settings. All flags will operate based on the word/byte size boundary as defined by the selection of the widest input or output bus width.

BIG-ENDIAN/LITTLE-ENDIAN (BE)

During Master Reset, a LOW on \overline{BE} will select Big-Endian operation. A HIGH on \overline{BE} during Master Reset will select

Little-Endian format. This function is useful when data is written into the FIFO in word format (x18) and read out of the FIFO in word format (x18) or byte format (x9). If Big-Endian mode is selected, then the most significant byte of the word written into the FIFO will be read out of the FIFO first, followed by the least significant byte. If Little-Endian format is selected, then the least significant byte of the word written into the FIFO will be read out first, followed by the most significant byte. The mode desired is configured during master reset by the state of the Big-Endian (BE) pin. Refer to Figure 4, Bus-Matching Byte Arrangement, for a diagram showing the byte arrangement.

PROGRAMMABLE FLAG MODE (PFM)

During Master Reset During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on PFM will select Synchronous Programmable flag timing mode. If asynchronous $\overline{PAF}/\overline{PAE}$ configuration is selected (PFM, LOW during \overline{MRS}), the \overline{PAE} is asserted LOW on the LOW-to-HIGH transition of RCLK. \overline{PAE} is reset to HIGH on the LOW-to-HIGH transition of WCLK. Similarly, the \overline{PAF} is asserted LOW on the LOW-to-HIGH transition of WCLK and \overline{PAF} is reset to HIGH on the LOW-to-HIGH transition of RCLK.

If synchronous $\overline{PAE}/\overline{PAF}$ configuration is selected (PFM, HIGH during MRS), the \overline{PAE} is asserted and updated on the rising edge of RCLK only and not WCLK. Similarly, \overline{PAF} is asserted and updated on the rising edge of WCLK only and not RCLK. The mode desired is configured during master reset by the state of the Programmable Flag Mode (PFM) pin.

INTERSPERSED PARITY (IP)

During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed Parity mode. The IP bit function allows the user to select the parity bit in the word loaded into the parallel port (D0-Dn) when programming the flag offsets. If Interspersed Parity mode is selected, then the FIFO will assume that the parity bit is located in bit position D8 and D17 during the parallel programming of the flag offsets, and will therefore ignore D8 when loading the offset register in parallel mode. This is also applied to the output register when reading the value of the offset register. If Interspersed Parity is selected then output Q8 will be invalid. If Non-Interspersed Parity mode is selected, then D16 and D17 are the parity bits and are ignored during parallel programming of the offsets. (D8 becomes a valid bit). Additionally, output Q8 will become a valid bit when performing a read of the offset register. IP mode is selected during Master Reset by the state of the IP input pin.

OUTPUTS:

FULL FLAG (FF/IR)

This is a dual purpose pin. In IDT Standard mode, the Full Flag (\overline{FF}) function is selected. When the FIFO is full, \overline{FF} will go LOW, inhibiting further write operations. When \overline{FF} is HIGH, the FIFO is not full. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{FF} will go LOW after D writes to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the

IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113. See Figure 7, Write Cycle and Full Flag Timing (IDT Standard Mode), for the relevant timing information.

In FWFT mode, the Input Ready ($\overline{\rm IR}$) function is selected. $\overline{\rm IR}$ goes LOW when memory space is available for writing in data. When there is no longer any free space left, $\overline{\rm IR}$ goes HIGH, inhibiting further write operations. If no reads are performed after a reset (either $\overline{\rm MRS}$ or $\overline{\rm PRS}$), $\overline{\rm IR}$ will go HIGH after D writes to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113. See Figure 9, *Write Timing (FWFT Mode)*, for the relevant timing information.

The $\overline{\mathbb{IR}}$ status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert $\overline{\mathbb{IR}}$ is one greater than needed to assert $\overline{\mathbb{FF}}$ in IDT Standard mode.

FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are double register-buffered outputs.

EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (EF) function is selected. When the FIFO is empty, EF will go LOW, inhibiting further read operations. When EF is HIGH, the FIFO is not empty. See Figure 8, *Read Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode)*, for the relevant timing information.

In FWFT mode, the Output Ready (\overline{OR}) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \overline{OR} stays LOW after the RCLK LOW to HIGH transition that shifts the last word from the FIFO memory to the outputs. \overline{OR} goes HIGH only with a true read (RCLK with \overline{REN} = LOW). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until \overline{OR} goes LOW again. See Figure 10, Read Timing (FWFT Mode), for the relevant timing information.

EF/OR is synchronous and updated on the rising edge of RCLK.

In IDT Standard mode, $\overline{\text{EF}}$ is a double register-buffered output. In FWFT mode, $\overline{\text{OR}}$ is a triple register-buffered output.

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full flag (PAF) will go LOW when the FIFO reaches the almost-full condition. In IDT Standard mode, if no reads are performed after reset (MRS),

PAF will go LOW after (D-m) words are written to the FIFO. If x18 Input or x18 Output bus Width is selected, (D-m) = (8,192-m) writes for the IDT72V263, (16,384-m) writes for the IDT72V273, (32,768-m) writes for the IDT72V283, (65,536-m) writes for the IDT72V293, (131,072-m) writes for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, (D-m) = (16,384-m) writes for the IDT72V263, (32,768-m) writes for the IDT72V273, (65,536-m) writes for the IDT72V283, (131,072-m) writes for the IDT72V293, (262,144-m) writes for the IDT72V2103 and (524,288-m) writes for the IDT72V2113. The offset "m" is the full offset value. The default setting for this value is stated in Table 2.

In FWFT mode, if x18 Input or x18 Output bus Width is selected, the PAF will go LOW after (8,193-m) writes for the IDT72V263, (16,385-m) writes for the IDT72V273, (32,769-m) writes for the IDT72V283, (65,537-m) writes for the IDT72V293, (131,073-m) writes for the IDT72V2103 and (262,145-m) writes for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, the PAF will go LOW after (16,385-m) writes for the IDT72V263, (32,769-m) writes for the IDT72V273, (65,537-m) writes for the IDT72V283, (131,073-m) writes for the IDT72V293, (262,145-m) writes for the IDT72V2103 and (524,289-m) writes for the IDT72V2113. The offset m is the full offset value. The default setting for this value is stated in Table 2.

See Figure 18, *Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Mode)*, for the relevant timing information.

If asynchronous PAF configuration is selected, the PAF is asserted LOW on the LOW-to-HIGH transition of the Write Clock (WCLK). PAF is reset to HIGH on the LOW-to-HIGH transition of the Read Clock (RCLK). If synchronous PAF configuration is selected, the PAF is updated on the rising edge of WCLK. See Figure 20 for Asynchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Mode).

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty flag (\overline{PAE}) will go LOW when the FIFO reaches the almost-empty condition. In IDT Standard mode, PAE will go LOW when there are n words or less in the FIFO. The offset "n" is the empty offset value. The default setting for this value is stated in Table 2.

In FWFT mode, the PAE will go LOW when there are n+1 words or less in the FIFO. The default setting for this value is stated in Table 2.

See Figure 19, Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Mode), for the relevant timing information.

If asynchronous \overline{PAE} configuration is selected, the \overline{PAE} is asserted LOW on the LOW-to-HIGH transition of the Read Clock (RCLK). \overline{PAE} is reset to HIGH on the LOW-to-HIGH transition of the Write Clock (WCLK). If synchronous \overline{PAE} configuration is selected, the \overline{PAE} is updated on the rising edge of RCLK. See Figure 21, Asynchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Mode), for the relevant timing information.

HALF-FULL FLAG (HF)

This output indicates a half-full FIFO. The rising WCLK edge that fills the FIFO beyond half-full sets $\overline{\text{HF}}$ LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition sets $\overline{\text{HF}}$ HIGH.


In IDT Standard mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after (D/2 + 1) writes to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113.

In FWFT mode, if no reads are performed after reset ($\overline{\text{MRS}}$ or $\overline{\text{PRS}}$), $\overline{\text{HF}}$ will go LOW after (D-1/2 + 2) writes to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.

See Figure 22, *Half-Full Flag Timing (IDT Standard and FWFT Mode)*, for the relevant timing information. Because HF is updated by both RCLK and WCLK, it is considered asynchronous.

DATA OUTPUTS (Qo-Qn)

(Qo - Q17) data outputs for 18-bit wide data or (Qo - Q8) data outputs for 9-bit wide data.








Figure 6. Partial Reset Timing




- 1. tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus twrf). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tskewi, then the FF deassertion may be delayed one extra WCLK cycle.
- 2. LD = HIGH, EF = HIGH

Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)



- 1. tskewi is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH (after one RCLK cycle plus treef). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewi, then EF deassertion may be delayed one extra RCLK cycle.
- 2. LD = HIGH
- 3. First data word latency: tskew1 + 1*Trclk + tref.

Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)




- tskewr is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that OR will go LOW after two RCLK cycles plus trace. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewr, then OR assertion may be delayed one extra RCLK cycle.
 - takewa is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that PAE will go HIGH after one RCLK cycle plus thats. If the time between the rising edge of WCLK and the rising edge of RCLK is less than takewa, then the PAE deassertion may be delayed one extra RCLK cycle. κi
 - $\overline{LD} = HIGH, \overline{OE} = LOW$
- n = PAE offset, m = PAF offset and D = maximum FIFO depth.
 If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113. დ 4. დ

If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the ID772V263, 32,769 for the ID772V273, 65,537 for the ID772V283, 131,073 for the ID772V293, 262,145 for the ID772V2703 and 524,289 for the IDT72V2113.

First data word latency: tskew1 + 2*TrcLk + treF Ö


Figure 9. Write Timing and First Data Word Latency Timing (First Word Fall Through Mode)



- 13KEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW after one WCLK cycle plus twFF. If the time between the rising edge of RCLK and the rising edge of WCLK is less than textery, then the IR assertion may be delayed one extra WCLK cycle. strem is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH after one WCLK cycle plus that? If the time between the rising edge of RCLK
 - and the rising edge of WCLK is less than tskewz, then the PAF deassertion may be delayed one extra WCLK cycle. LD = HIGH αi
 - က်
- $n = \overline{PAE}$ Offset, $m = \overline{PAF}$ offset and D = maximum FIFO depth. 4.
- If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113.


If both x9 Input and x9 Output bus Widths are selected, D= 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.

Figure 10. Read Timing (First Word Fall Through Mode)




- 1. Retransmit setup is complete after EF returns HIGH, only then can a read operation begin.
- 2. $\overline{OE} = LOW$.
- 3. W₁ = first word written to the FIFO after Master Reset, W₂ = second word written to the FIFO after Master Reset.
- 4. No more than D 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, FF will be HIGH throughout the Retransmit setup procedure.
 - If x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113.
 - If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113.
- 5. There must be at least two words written to and two words read from the FIFO before a Retransmit operation can be invoked.
- 6. RM is set HIGH during MRS.

Figure 11. Retransmit Timing (IDT Standard Mode)




- 1. Retransmit setup is complete after OR returns LOW.
- 2. No more than D 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, IR will be LOW throughout the Retransmit setup procedure.
 - If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113.
 - If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.
- 3. $\overline{OE} = LOW$
- 4. W₁, W₂, W₃ = first, second and third words written to the FIFO after Master Reset.
- 5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
- 6. RM is set HIGH during MRS.

Figure 12. Retransmit Timing (FWFT Mode)




- 1. If the part is empty at the point of Retransmit, the Empty Flag (EF) will be updated based on RCLK (Retransmit clock cycle). Valid data will also appear on the output.
- 2. \overline{OE} = LOW: enables data to be read on outputs Qo-Qn.
- 3. W1 = first word written to the FIFO after Master Reset, W2 = second word written to the FIFO after Master Reset.
- 4. No more than D 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, FF will be HIGH throughout the Retransmit setup procedure.
 - If x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113.
 - If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113.
- 5. There must be at least two words written to and read from the FIFO before a Retransmit operation can be invoked.
- 6. RM is set LOW during MRS.

Figure 13. Zero Latency Retransmit Timing (IDT Standard Mode)




- 1. No more than D 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, \overline{IR} will be LOW throughout the Retransmit setup procedure.
 - If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113.
 - If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.
- 2. $\overline{OE} = LOW$
- 3. W₁, W₂, W₃ = first, second and third words written to the FIFO after Master Reset.
- 4. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
- 5. RM is set LOW during MRS.

Figure 14. Zero Latency Retransmit Timing (FWFT Mode)




- 1. x9 to x9 mode: X = 13 for the IDT72V263, X = 14 for the IDT72V273, X = 15 for the IDT72V283, X = 16 for the IDT72V293, X = 17 for the IDT72V2103 and X = 18 for the IDT72V2113.
- 2. All other modes: X = 12 for the IDT72V263, X = 13 for the IDT72V273, X = 14 for the IDT72V283, X = 15 for the IDT72V293, X = 16 for the IDT72V2103 and X = 17 for the IDT72V2113.

Figure 15. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)



1. This diagram is based on programming the IDT72V293/72V2103/72V2113 x18 bus width. Add one extra cycle to both the PAE offset and PAF offset for x9 bus width.


Figure 16. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)



1. $\overline{OE} = LOW$.

2. This diagram is based on programming the IDT72V293/72V2103/72V2113 x18 bus width. Add one extra cycle to both the PAE offset and PAF offset for x9 bus width.

Figure 17. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes)



NOTES:


- 1. $m = \overline{PAF}$ offset
- 2. D = maximum FIFO depth.

In IDT Standard mode: if x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V2103 and 262,144 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524.288 for the IDT72V2113.

In FWFT mode: if x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.


- 3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH (after one WCLK cycle plus tPAFs). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew2, then the PAF deassertion time may be delayed one extra WCLK cycle.
- PAF is asserted and updated on the rising edge of WCLK only.
- Select this mode by setting PFM HIGH during Master Reset.

Figure 18. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)



- 1. $n = \overline{PAE}$ offset.
- 2. For IDT Standard mode
- 3. For FWFT mode.
- 4. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that PAE will go HIGH (after one RCLK cycle plus tPAEs). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then the PAE deassertion may be delayed one extra RCLK cycle.
- PAE is asserted and updated on the rising edge of WCLK only.
- 6. Select this mode by setting PFM HIGH during Master Reset.

Figure 19. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)



NOTES:


- 1. m = PAF offset.
- 2. D = maximum FIFO Depth.

In IDT Standard mode: if x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113.

In FWFT mode: if x18 Input or x18 Output bus Width is selected, D=8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V273, 32,769 for the IDT72V273, 32,for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.


- 3. PAF is asserted to LOW on WCLK transition and reset to HIGH on RCLK transition.
- 4. Select this mode by setting PFM LOW during Master Reset.

Figure 20. Asynchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)



- 1. $n = \overline{PAE}$ offset.
- 2. For IDT Standard Mode.
- 3. For FWFT Mode.
- 4. PAE is asserted LOW on RCLK transition and reset to HIGH on WCLK transition.
- 5. Select this mode by setting PFM LOW during Master Reset.

Figure 21. Asynchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)



- 1. In IDT Standard mode: D = maximum FIFO depth. If x18 Input or x18 Output bus Width is selected, D = 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,384 for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113.
- 2. In FWFT mode: D = maximum FIFO depth. If x18 Input or x18 Output bus Width is selected, D = 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for the IDT72V283, 65,537 for the IDT72V293, 131,073 for the IDT72V2103 and 262,145 for the IDT72V2113. If both x9 Input and x9 Output bus Widths are selected, D = 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283, 131,073 for the IDT72V293, 262,145 for the IDT72V2103 and 524,289 for the IDT72V2113.

Figure 22. Half-Full Flag Timing (IDT Standard and FWFT Modes)


OPTIONAL CONFIGURATIONS

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the EF and FF functions in IDT Standard mode and the IR and OR functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for EF/FF deassertion and IR/OR assertion to vary by one cycle between FIFOs. In IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO, and separately ANDing FF of every

FIFO. In FWFT mode, composite flags can be created by ORing \overline{OR} of every FIFO, and separately ORing \overline{IR} of every FIFO.

Figure 23 demonstrates a width expansion using two IDT72V263/72V273/72V283/72V293/72V2103/72V2113 devices. If x18 Input or x18 Output bus Width is selected, Do-D17 from each device form a 36-bit wide input bus and Qo-Q17 from each device form a 36-bit wide output bus. If both x9 Input and x9 Output bus Widths are selected, Do-D8 from each device form an 18-bit wide input bus and Qo-Q8 from each device form an 18-bit wide output bus. Any word width can be attained by adding additional IDT72V263/72V273/72V283/72V293/72V2103/72V2113 devices.



- 1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
- 2. Do not connect any output control signals directly together.
- 3. FIFO #1 and FIFO #2 must be the same depth, but may be different word widths.

Figure 23. Block Diagram of Width Expansion

For the x18 Input or x18 Output bus Width: 8,192 x 36, 16,384 x 36, 32,768 x 36, 65,536 x 36, 131,072 x 36 and 262,144 x 36 For both x9 Input and x9 Output bus Widths: 16,284 x 18, 32,768 x 18, 65,536 x 18, 131,072 x 18, 262,144 x 18 and 524,288 x 18

DEPTH EXPANSION CONFIGURATION (FWFT MODE ONLY)

The IDT72V263 can easily be adapted to applications requiring depths greater than 8,192 when the x18 Input or x18 Output bus Width is selected, 16,384 for the IDT72V273, 32,768 for the IDT72V283, 65,536 for the IDT72V293, 131,072 for the IDT72V2103 and 262,144 for the IDT72V2113. When both x9 Input and x9 Output bus Widths are selected, depths greater than 16,384 can be adapted for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283, 131,072 for the IDT72V293, 262,144 for the IDT72V2103 and 524,288 for the IDT72V2113. In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 24 shows a depth expansion using two IDT72V263/ 72V273/72V283/72V293/72V2103/72V2113 devices.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain—no read operation is necessary but the RCLK of each FIFO must be free-running. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes LOW, enabling a write to the next FIFO in line.

For an empty expansion configuration, the amount of time it takes for \overline{OR} of the last FIFO in the chain to go LOW (i.e. valid data to appear on the last FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each individual FIFO:

$$(N-1)*(4*transfer clock) + 3*TRCLK$$

where N is the number of FIFOs in the expansion and TRCLK is the RCLK period. Note that extra cycles should be added




Figure 24. Block Diagram of Depth Expansion
For the x18 Input or x18 Output bus Width: 16,384 x 18, 32,768 x 18, 65,536 x 18, 131,072 x 18, 262,144 x 18 and 524,288 x 18
For both x9 Input and x9 Output bus Widths: 32,768 x 9, 65,536 x 9, 131,072 x 9, 262,144 x 9, 524,288 x 9 and 1,048,576 x 9

for the possibility that the tskew1 specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the \overline{OR} flag.

The "ripple down" delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's $\overline{\text{IR}}$ line goes LOW, enabling the preceding FIFO to write a word to fill it.


For a full expansion configuration, the amount of time it takes for \overline{IR} of the first FIFO in the chain to go LOW after a word

has been read from the last FIFO is the sum of the delays for each individual FIFO:

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that extra cycles should be added for the possibility that the tskew1 specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the $\overline{\mbox{IR}}$ flag.

The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving, as quickly as possible, to the end of the chain and free locations to the beginning of the chain.

ORDERING INFORMATION



NOTE:

1. Industrial temperature range is available by special order.