

1M x 8 SRAM SIL MODULE

SYS81000RKXB - 85/10/12

Issue 1.1 : January 1999

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Description


The SYS81000RKXB is a plastic 8M Static RAM Module housed in a standard 36 pin Single In-Line package organised as 1M x 8. This offers an extremely high PCB packing density.

The module is constructed using eight 128Kx8 SRAMs in TSOP packages mounted onto both sides of an FR4 epoxy substrate. Access times are 85, 100 and 120ns.


The SYS81000RKXB is offered in standard and low power versions, with the -L module having a low voltage data retention mode for battery backed applications.

Features

- Access Times of 85/100/120ns.
- · 36 Pin Industry Standard Single-In-Line package.
- 5 Volt Supply ± 10%.
- Low Power Dissipation 100/120ns:
 Average (min cycle) 501 mW (max).
 Standby (CMOS, -L) 4.4mW (max).
- Low Voltage V_{CC} Data Retention.
- Directly TTL Compatible.
- · On-board Decoding & Capacitors.
- Upgradeable.



Pin Functions Address Inputs A0 ~ A19 D0 ~ D7 Data Input/Output Chip Select Input $\overline{\mathsf{cs}}$ Read/Write Input WE **OE** Output Enable Input No Connect NC Power (+5V) V_{cc} Ground **GND**



ISSUE 1.1 : January 1999 SYS81000RKXB - 85/10/12

DC OPERATING CONDITIONS

Absolute Maximum Ratings

Voltage on any pin relative to V_{ss} -0.5V to +7.0700 **Power Dissipation** mW Storage Temperature -55 to +125 °C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions										
		min	typ	max						
Supply Voltage	V _{cc}	4.5	5.0	5.5	V					
Supply Voltage Input High Voltage Input Low Voltage	V _{IH}	2.2	-	$V_{CC} + 0.3$	V					
Input Low Voltage	V _{IL}	-0.3	-	8.0	V					
Operating Temperature	T _A	0	-	70	°C					
	TÃ	-40	-	85	°C	(1)				

DC Electrical Characteristics		$(Vcc = 5V + /- 10\%, TA=0 \text{ to } 70^{\circ}C)$							
Parameter	Sym	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit			
I/P Leakage Current A0~A16, OE, WE	I _{LI1}	0V - V _{IN} - V _{CC}	-8	-	8	μА			
I/P Leakage Current A17~A19, CS	l _{LI2}	0V - V _{IN} - V _{CC}	-1	-	1	μΑ			
Output Leakage Current D0~D7	I_{LO}	$\overline{\text{CS}} = V_{\text{IH,}} V_{\text{I/O}} = \text{GND to } V_{\text{CC}}$	-8	-	8	μΑ			
Average Supply Current	I _{cc}	$\overline{\text{CS}} = V_{\text{IL}}, V_{\text{IN}} = V_{\text{IL}}/V_{\text{CC}}-2.1V$	-	52	91	mA			
Standby Supply Current TTL levels	$I_{_{\mathrm{SB}}}$	$\overline{\text{CS}} = V_{\text{IH}}, A17 \sim A19 = V_{\text{IH}} \text{ or } V_{\text{IL}}$	-	8	24	mA			
-L, CMOS levels	l _{SB1}	$\overline{\text{CS}} = \text{V}_{\text{cc}}\text{-0.2V}, \text{ A17}\sim\text{A19} = \text{V}_{\text{cc}}\text{-0.2V} \text{ or 0.2V}$	-	-	8.0	mA			
Output Low Voltage	$V_{\scriptscriptstyle{OL}}$	$I_{OL} = 2.1 \text{mA}$	-	-	0.4	٧			
Output High Voltage	V_{OH}	I _{OH} = -1.0mA	2.4	-	-	٧			

Capacitance		(Vcc = 5V+	/- 10%,T _A	=25°C)	
Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance (CS, A17~A19)	C _{IN1}	$V_{IN} = 0V$	-	10	pF
Input Capacitance (other)	$C_{_{\rm IN2}}$	$V_{IN} = 0V$	-	64	pF
I/O Capacitance	C _{VO}	$V_{I/O} = 0V$	-	80	pF

Capacitance calculated, not measured

* Input and Output timing reference levels: 1.5V

(1) Typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C and specified loading.

AC Test Conditions	Outp	out Load	
 * Input pulse levels: V_{ss} to 3.0V * Input rise and fall times: 5ns 	I/O Pin o——●	645Ω	

* Output load: see diagram

* $V_{CC} = 5V \pm 10\%$

SYS81000RKXB - 85/10/12 ISSUE 1.1 : January 1999


AC OPERATING CONDITIONS

Read Cycle (12)

		<i>-85</i>		-10		-12		
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{BC}	85	-	100	-	120	-	ns
Address Access Time	t _{AA}	-	85	-	100	-	120	ns
Chip Select Access Time	t	-	85	-	100	-	120	ns
Output Enable to Output Valid	toE	-	45	-	50	-	60	ns
Output Hold from Address Change	t _{OH}	10	-	10	-	10	-	ns
Chip Selection to Output in Low Z (2)	t _{CLZ}	10	-	10	-	10	-	ns
Output Enable to Output in Low Z (2)	t _{oLZ}	5	-	5	-	5	-	ns
Chip Deselection to O/P in High Z (2)	t _{cHZ}	0	30	0	35	0	40	ns
Output Disable to Output in High Z (2)	toHZ	0	30	0	35	0	40	ns

Notes (1) WE is High for Read Cycle.

Read Cycle Timing Waveform (1,2)




⁽²⁾ t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

ISSUE 1.1 : January 1999 SYS81000RKXB - 85/10/12


Write Cycle								
		- <i>85</i>		-10		-12		
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	85	-	100	-	120	-	ns
Chip Selection to End of Write	t _{cw}	75	-	85	-	100	-	ns
Address Valid to End of Write	t _{AW}	75	-	85	-	100	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}^{\cap}	65	-	75	-	85	-	ns
Write Recovery Time	t _{wa}	0	-	0	-	0	-	ns
Write to Output in High Z (11)	t_{WHZ}^{WHZ}	0	30	0	35	0	40	ns
Data to Write Time Overlap	t _{DW}	35	-	40	-	45	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
Output active from end of write (10)	t_ow^{Dh}	5	-	5	-	5	-	ns

Write Cycle No.1 Timing Waveform



SYS81000RKXB - 85/10/12 ISSUE 1.1 : January 1999

Write Cycle No.2 Timing Waveform



AC Characteristics Notes

- (1) A write occurs during the overlap (t_{wp}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{cw} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) t_{AS} is measured from the address valid to the beginning of write.
- (4) t_{WB} is measured from the earliest of \overline{CS} or \overline{WE} going high to the end of write.
- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low , outputs remain in a high impedance state.
- (7) D_{OUT} is in the same phase as written data of this write cycle.
- (8) D_{OUT} is the read data of next address.
- (9) If \overline{CS} is low during this period, I/O pins are in the output state, and inputs out of phase must not be applied to I/O pins.
- (10) This parameter is sampled and not 100% tested.
- (11) t_{wHZ} is defined as the time at which the outputs achieve open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

ISSUE 1.1 : January 1999 SYS81000RKXB - 85/10/12


Low V_{ee} Data Retention Characteristics - L Version Only (TA = 0° C to + 70° C)

_				-L Part		
Parameter	Sym	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
V_{cc} for Data Retention	$\mathbf{V}_{\mathtt{DR}}$	$\overline{\text{CS}}=\text{V}_{\text{CC}}\text{-0.2V}$	2.0	-	-	V
Data Retention Current		$V_{CC} = 3.0V$,				
	I _{CCDR1} (2)	$\overline{\text{CS}} = \text{V}_{\text{cc}}$ -0.2V, A17~A19 = V_{cc} -0.2V or 0.2V	-	-	400	mA
Data Retention Time	$t_{\scriptscriptstyle{CDR}}$	See Retention Waveform	0	-	-	ns
Operation Recovery Time	$t_{_{\rm R}}$	See Retention Waveform	5	-	-	ms

Notes (1) Typical figures are measured at 25°C.


(2) This parameter is guaranteed not tested.

Data Retention Waveform




SYS81000RKXB - 85/10/12 ISSUE 1.1 : January 1999

Package Information



Ordering Information



Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.