



MC12060 • MC12560
MC12061 • MC12561

The MC12060/12560 and MC12061/12561 are designed for use with an external crystal to form a crystal controlled oscillator. In addition to the fundamental series mode crystal, two bypass capacitors are required (plus usual power supply pin bypass capacitors). Translators are provided internally for MECL and MTTL outputs.

- Frequency Range = 100 kHz to 2.0 MHz for MC12060/12560
= 2.0 MHz to 20 MHz for MC12061/12561
- Temperature Range = -55°C to +125°C for MC12560, 61
= 0°C to +70°C for MC12060, 61
- Single Supply Operation: +5.0 Vdc or -5.2 Vdc
- Three Outputs Available:
 1. Complementary Sine Wave (600 mVp-p typ)
 2. Complementary MECL
 3. Single Ended MTTL




L SUFFIX
CERAMIC PACKAGE
CASE 620




P SUFFIX
PLASTIC PACKAGE
CASE 648
MC12060/MC12061 only.

FIGURE 1 – BLOCK DIAGRAM



Note: 0.1 μF power supply pin bypass capacitors not shown.


TYPICAL CIRCUIT CONFIGURATIONS Note: 0.1 μF power supply pin bypass capacitors not shown.



CRYSTAL REQUIREMENTS	Characteristic	MC12060/12560	MC12061/12561
	Mode of Operation	Fundamental Series Resonance	
	Frequency Range	100 kHz – 2.0 MHz	2.0 MHz – 20 MHz
	Series Resistance, R ₁	Minimum at Fundamental	
	Maximum Effective Resistance, R _{E(max)}	4 k ohms	155 ohms

Note: Start-up stabilization time is a function of crystal series resistance. The lower the resistance, the faster the circuit stabilizes.

ELECTRICAL CHARACTERISTICS




6-43

															TEST VOLTAGE/CURRENT VALUES												
															Volts							mA					
															V_{IHmax}	V_{ILmin}	V_{IHmin}	V_{ILmax}	V_{IHT}	V_{CCL}	V_{CC}	V_{CCH}	I_{OL}	I_{OH}	I_L		
MC12560, MC12561															-55°C												
															+25°C												
															0°C												
															+75°C												
MC12060, MC12061															-55°C												
															+25°C												
															0°C												
															+75°C												
															TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW												
Characteristic	Symbol	Pin Under Test	Min	Max	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max	Unit	V_{IHmax}	V_{ILmin}	V_{IHmin}	V_{ILmax}	V_{IHT}	V_{CCL}	V_{CC}	V_{CCH}	I_{OL}	I_{OH}	I_L	Gnd
Power Supply Drain Current — MC12060/12560 — MC12061/12561	I_{CC}	1 11 16	— — —	— — —	13 18 13	16 23 16	19 28 19	— — —	— — —	— — —	13 18 13	16 23 16	19 28 19	— — —	mAdc ↓	— 14 15	— 15 14	— — —	— — —	— — —	— 1 11, 16	— — —	— — —	— — —	— — —	8 8 8.9	
Input Current	I_{INH}	14	—	—	—	—	250	—	—	—	—	250	—	—	μAdc	14	15	—	—	—	—	16	—	—	—	—	8
	I_{INL}	14	—	—	—	—	250	—	—	—	—	250	—	—	μAdc	14	15	—	—	—	—	16	—	—	—	—	8
		15	—	—	—	—	1.0	—	—	—	—	1.0	—	—	μAdc	15	15	—	—	—	—	16	—	—	—	—	8.14
		16	—	—	—	—	1.0	—	—	—	—	1.0	—	—	μAdc	14	—	—	—	—	—	16	—	—	—	—	8.15
Differential Offset Voltage MC12060/12560 MC12061/12561	ΔV	4 to 7 2 to 3 2 to 3	— — —	— — —	40 -220 -100	0 0 +100	325 +220 +100	— — —	— — —	— — —	— -300 -200	0 0 +200	325 +300 +200	— — —	mVdc ↓	— — —	— — —	— — —	— — —	5.6 4 4	— — —	1 ↓ 1	— — —	— — —	— — —	8 ↓ 8	
Output Voltage Level	V_{out}	2 3	— —	— —	3.5 3.5	— —	— —	— —	— —	— —	3.5 3.5	— —	— —	— —	Vdc ↓	— — —	— — —	— — —	— — —	4 4 4	— — —	1 1 1	— — —	— — —	— — —	8 ↓ 8	
Logic "1" Output Voltage	V_{OH1}	12 13	3.92 3.92	4.07 4.04	4.04 4.04	4.19 4.19	4.17 4.17	4.37 4.00	4.00 4.16	4.04 4.04	4.19 4.19	4.10 4.10	4.28 4.28	— —	Vdc ↓	14 15	15 14	— —	— —	— —	— 16	— 16	— —	— —	— —	12 13	
	V_{OH2}	10	2.4	—	—	—	2.4	—	—	—	—	2.4	—	—	Vdc	—	15	14	—	—	—	11, 16	—	—	10	9.9	
Logic "0" Output Voltage	V_{OL1}	12 13	2.97 2.97	3.39 3.39	3.00 3.00	3.44 3.44	3.04 3.04	3.50 3.50	2.98 2.98	3.43 3.43	3.00 3.00	3.44 3.44	3.02 3.47	— —	Vdc	15 14	14 15	— —	— —	— —	— 16	— 16	— —	— —	— —	12 13	
	V_{OL2}	10	—	0.5	—	—	0.5	—	—	—	—	0.5	—	—	Vdc	14	15	—	—	—	—	11, 16	—	10	—	8.9	
		10	—	0.5	—	—	0.5	—	—	—	—	0.5	—	—	Vdc	14	15	—	—	—	—	—	11, 16	10	—	8.9	
Logic "1" Threshold Voltage	V_{DHA}	12 13	3.90 3.90	—	4.02 4.02	—	4.15 4.15	—	3.98 3.98	—	4.02 4.02	—	4.08 4.08	—	Vdc ↓	— —	— 14	15 14	— —	— —	— 16	— 16	— —	— —	— —	12 13	
Logic "0" Threshold Voltage	V_{DLA}	12 13	—	3.41 3.41	—	—	3.46 3.46	—	3.52 3.52	—	3.45 3.45	—	3.46 3.46	—	Vdc ↓	— —	— 15	14 14	— —	— —	— 16	— 16	— —	— —	— —	12 13	
Output Short-Circuit Current	I_{OS}	10	20	60	20	—	60	20	60	20	60	20	60	20	mAdc	15	14	—	—	—	11, 16	—	—	—	—	89.10	

*Devices will meet standard MECL logic levels using $V_{EE} = -5.2$ Vdc and $V_{CC} = 0$.


FIGURE 6 – AC CHARACTERISTICS – MECL AND M TTL OUTPUTS



MC12060, MC12560 (continued)

MC12061, MC12561

FIGURE 7 – AC TEST CIRCUIT – SINE WAVE OUTPUT



OPERATING CHARACTERISTICS

The MC12060/12560 and MC12061/12561 consist of three basic sections: an oscillator with AGC and two translators (Figure 1). Buffered complementary sine wave outputs are available from the oscillator section. The translators convert these sine wave outputs to levels compatible with MECL and/or MTTL.

Series mode crystals should be used with the oscillator. If it is necessary or desirable to adjust the crystal frequency, a reactive element can be inserted in series with the crystal — an inductor to lower the frequency or a capacitor to raise it. When such an adjustment is necessary, it is recommended that the crystal be specified slightly lower in frequency and a series trimmer capacitor be added to bring the oscillator back on frequency. As the oscillator frequency is changed from the natural resonance of the crystal, more and more dependence is placed on the external reactance, and temperature drift of the trimming components then affects overall oscillator performance.

The MC12060/12560 and MC12061/12561 are designed to operate from a single supply — either +5.0 Vdc or -5.2 Vdc. Although each translator has separate V_{CC} and V_{EE} supply pins, the circuit is NOT designed to operate from both voltage levels at the same time. The separate V_{EE} pin from the MTTL translator helps minimize transient disturbance. If neither translator is being used, all unused pins (9 thru 16) should be connected to V_{EE} (pin 8). With the translators not powered, supply current drain is typically reduced from 35 mA to 16 mA for the MC12060/12560, and from 42 mA to 23 mA for the MC12061/12561.

Frequency Stability

Output frequency of different oscillator circuits (of a given device type number) will vary somewhat when used with a given test setup, however the variation should be within approximately $\pm 0.001\%$ from unit to unit.

Frequency variations with temperature (independent of the crystal, which is held at 25°C) are small — about $-0.08 \text{ ppm}/^\circ\text{C}$

for MC12061/12561 operating at 8.0 MHz, and about $-0.16 \text{ ppm}/^\circ\text{C}$ for MC12060/12560 operating at 1.0 MHz (see Figure 8).

Signal Characteristics

The sine wave outputs at either pin 2 or pin 3 will typically range from 800 mVp-p (no load) to 500 mVp-p (120 ohm ac load). Approximately 500 mVp-p can be provided across 50 ohms by slightly increasing the dc current in the output buffer by the addition of an external resistor (680 ohms) from pin 2 or 3 to ground, as shown in Figure 9. Frequency drift is typically less than 0.0003% when going from a high-impedance load (1 megohm, 15 pF) to the 50-ohm load of Figure 9. The dc voltage level at pin 2 or 3 is nominally 3.5 Vdc with $V_{CC} = +5.0 \text{ Vdc}$.

Harmonic distortion content in the sine wave outputs is crystal as well as circuit dependent. The largest harmonic (third) will usually be at least 15 dB down from the fundamental. The harmonic content is approximately load independent except that the higher harmonic levels (greater than the fifth) are increased when the MECL translator is being driven.

Typically, the MECL outputs (pins 12 and 13) will drive up to five gates, as defined in Figure 10, and the MTTL output (pin 10) will drive up to ten gates, as defined in Figure 11.

Noise Characteristics

Noise level evaluation of the sine wave outputs using the circuit of Figure 12, with operation at 1.0 MHz for MC12060/12560 or 9.0 MHz for MC12061/12561, indicates the following characteristics:

1. Noise floor (200 kHz from oscillator center frequency) is approximately -122 dB when referenced to a 1.0 Hz bandwidth. Noise floor is not sensitive to load conditions and/or translator operation.
2. Close-in noise (100 Hz from oscillator center frequency) is approximately -88 dB when referenced to a 1.0 Hz bandwidth.

FIGURE 8 – FREQUENCY SHIFT versus TEMPERATURE




FIGURE 9 – DRIVING LOW-IMPEDANCE LOADS




FIGURE 10 – MECL TRANSLATOR LOAD CAPABILITY




FIGURE 11 – MTTL TRANSLATOR LOAD CAPABILITY






FIGURE 12 – NOISE MEASUREMENT TEST CIRCUIT



RESISTOR	MC12060/12560	MC12061/12561
R1 (2 Places)	5 k Ω	200 Ω
R2 (2 Places)	10 k Ω	400 Ω
R3 (2 Places)	5 k Ω	2 k Ω

CIRCUIT SCHEMATIC



MC12060, MC12560 (continued)
MC12061, MC12561