

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

These miniature surface mount MOSFETs utilize a high cell density trench process to provide Low $R_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.



TO-252(D-Pack)

FEATURES

- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Low thermal impedance copper leadframe DPAK saves board space.
- Fast switching speed.
- High performance trench technology.

PRODUCT SUMMARY

PRODUCT SUMMARY		
$V_{DS}(V)$	$R_{DS(on)}$ m(Ω)	$I_D(A)$
200	400@ $V_{GS}=10V$	9.2
	450@ $V_{GS}=5.5V$	8.7



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.4	6.8	J	2.30	REF.
B	5.20	5.50	K	0.70	0.90
C	2.20	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.6
E	6.8	7.3	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.2			
H	0.8	1.20			

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^a	$I_D @ T_C=25^\circ C$	9.2	A
Pulsed Drain Current ^b	I_{DM}	36	A
Continuous Source Current (Diode Conduction) ^a	I_S	30	A
Total Power Dissipation ^a	$P_D @ T_C=25^\circ C$	50	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 ~ 175	$^\circ C$

THERMAL RESISTANCE RATINGS

Maximum Thermal Resistance Junction-Ambient ^a	$R_{\theta JA}$	50	$^\circ C / W$
Maximum Thermal Resistance Junction-Case	$R_{\theta JC}$	3.0	$^\circ C / W$

Notes :

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Static						
Gate-Threshold Voltage	$V_{GS(th)}$	1.0	-	-	V	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$
Gate-Body Leakage	I_{GSS}	-	-	± 100	nA	$V_{DS} = 0\text{V}, V_{GS} = 20\text{V}$
Zero Gate Voltage Drain Current	I_{DSS}	-	-	1	μA	$V_{DS} = 160\text{V}, V_{GS} = 0\text{V}$
		-	-	25		$V_{DS} = 160\text{V}, V_{GS} = 0\text{V}, T_J = 55^\circ\text{C}$
On-State Drain Current ^a	$I_{D(on)}$	34	-	-	A	$V_{DS} = 5\text{V}, V_{GS} = 10\text{V}$
Drain-Source On-Resistance ^a	$R_{DS(ON)}$	-	-	400	m Ω	$V_{GS} = 10\text{V}, I_D = 9.2 \text{A}$
		-	-	450		$V_{GS} = 4.5\text{V}, I_D = 6.1 \text{A}$
Forward Transconductance ^a	g_{fs}	-	4.4	-	S	$V_{DS} = 40\text{V}, I_D = 5.5 \text{A}$
Diode Forward Voltage	V_{SD}	-	1.1	-	V	$I_S = 9 \text{A}, V_{GS} = 0 \text{V}$
Dynamic ^b						
Total Gate Charge	Q_g	-	19	-	nC	$V_{DS} = 25 \text{V}$ $V_{GS} = 10 \text{V}$ $I_D = 9 \text{A}$
Gate-Source Charge	Q_{gs}	-	3	-		
Gate-Drain Charge	Q_{gd}	-	9.5	-		
Turn-on Delay Time	$T_{d(on)}$	-	25	-	nS	$V_{DD} = 100 \text{V}$ $I_D = 9 \text{A}$ $V_{GEN} = 10 \text{V}$ $R_L = 25 \Omega$
Rise Time	T_r	-	60	-		
Turn-off Delay Time	$T_{d(off)}$	-	65	-		
Fall Time	T_f	-	45	-		

Notes

- a. Pulse test : Pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

CHARACTERISTIC CURVE




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

CHARACTERISTIC CURVE




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve