1M



X28C010

52E D

128K x 8 Bit

5 Volt, Byte Alterable E²PROM

T46-13-27

FEATURES

- Access Time: 120 ns
- SIMPLE Byte and Page Write
- -Single 5 Volt Supply
- —No External High Voltages or V_{PP} Control Circuits
- -Self Timed
 - -No Erase Before Write
 - -No Complex Programming Algorithms
 - -No Overerase Problem
- Low Power CMOS:
 - -Active: 50mA
 - -Standby: 500μA
- Software Data Protection
 - -- Protects Data Against System Level Inadvertant Writes
- High Speed Page Write Capability
- Highly Reliable Direct Write™ Cell
 - -Endurance: 10,000 Write Cycles
 - -- Data Retention: 100 Years
- Early End of Write Detection
 - -DATA Polling
 - —Toggle Bit Polling


DESCRIPTION


The Xicor X28C010 is a 128K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C010 is a 5V only device. The X28C010 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard EPROMs.


The X28C010 supports a 256-byte page write operation, effectively providing a 19 μ s/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C010 also features DATA Polling and Toggle Bit test, system software support schemes used to indicate the early completion of a write cycle. In addition, the X28C010 supports Software Data Protection option.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 100 years.

PIN CONFIGURATION







PGA

3858 FHD F20

PIN DESCRIPTIONS

Addresses (A₀-A₁₆)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C010 through the I/O pins.

Write Enable (WE)


The Write Enable input controls the writing of data to the X28C010.

PIN NAMES

Description
Address Inputs
Data Input/Output
Write Enable
Chip Enable
Output Enable
+5V
Ground
No Connect

3858 PGM T01

FUNCTIONAL DIAGRAM



DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C010 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation


The page write feature of the X28C010 allows the entire memory to be written in 5 seconds. Page write allows two to two hundred fifty-six bytes of data to be consecutively written to the X28C010 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₈ through A₁₆) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to two hundred fifty-six bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μs of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μs , the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μs .

Write Operation Status Bits

The X28C010 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment



DATA Polling (I/O₇)

The X28C010 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X28C010, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C010 is in the protected state and an illegal write operation is attempted DATA Polling will not operate.

Toggle Bit (I/O₆)

The X28C010 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O $_6$ will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

DATA Polling I/O₇
Figure 2. DATA Polling Bus Sequence





Figure 3. DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C010. The timing diagram in Figure 2 illustrates the sequence of events on the bus. The software flow diagram in Figure 3 illustrates one method of implementing the routine.

The Toggle Bit I/O₆
Figure 4. Toggle Bit Bus Sequence





Figure 5. Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C010 memories that is frequently updated. Toggle Bit testing can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C010 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 10 ns will not initiate a write cycle.
- Default V_{CC} Sense—All functions are inhibited when V_{CC} is ≤3.6V.
- Write inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C010 offers a software controlled data protection feature. The X28C010 is shipped from Xicor with the software data protection NOT ENABLED: that is the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C010 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C010 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figures 6 and 7 for the sequence. The three byte sequence opens the page write window enabling the host to write from one to two hundred fifty-six bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Software Data Protection Figure 6. Timing Sequence—Byte or Page Write





Figure 7. Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the X28C010 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C010 will be write protected during power-down and after any subsequent power-up. The state of A_{15} and A_{16} while executing the algorithm is don't care.

Note: Once initiated, the sequence of write operations should not be interrupted.

Resetting Software Data Protection Figure 8. Reset Software Data Protection Timing Sequence





Figure 9. Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC} , the X28C010 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

3

X28C010

SYSTEM CONSIDERATIONS

Because the X28C010 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C010 has two power modes, standby and active, proper decoupling of the memory array is of

prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	* .
X28C010	10°C to +85°C
X28C010I	65°C to +135°C
X28C010M	65°C to +135°C
Storage Temperature	
Voltage on any Pin with	
Respect to Ground	1.0V to +7.0V
D.C. Output Current	5 mA
Lead Temperature	
(Soldering, 10 Seconds)	300°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMEND OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

X28C010 5V ±10% 3826 PGM T03

Supply Voltage

Limits

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

3826 PGM T02

		Lir	nits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
lcc	V _{CC} Current (Active) (TTL Inputs)		50	mA	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, All I/O's = Open, Address Inputs = .4V/2.4V Levels @ f = 5MHz
I _{SB1}	V _{CC} Current (Standby) (TTL Inputs)		3	mA	CE = V _{IH} , OE = V _{IL} All I/O's = Open, Other Inputs = V _{IH}
I _{SB2}	V _{CC} Current (Standby) (CMOS Inputs)		500	μА	$\overline{CE} = V_{CC} - 0.3V$, $\overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V_{CC}
ILI	Input Leakage Current		10	μА	$V_{IN} = GND$ to V_{CC}
ILO	Output Leakage Current		10	μА	$V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} (1)	Input Low Voltage	-1.0	0.8	٧	
V _{IH} (1)	Input High Voltage	2.0	V _{CC} + 1.0	٧	
VoL	Output Low Voltage		0.4	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4		٧	I _{OH} = -400 μA

3858 PGM T02

Notes: (1) V_{II.} min. and V_{IH} max. are for reference only and are not tested.

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t _{PUR} (2)	Power-up to Read Operation	100	μs
t _{PUW} (2)	Power-up to Write Operation	5	ms
			3858 PGM T0

52E D

CAPACITANCE TA = 25°C, f = 1.0 MHz, V_{CC} = 5V

Symbol	Parameter	Max.	Units	Test Conditions
C _{I/O} (2)	Input/Output Capacitance	10	pF	V _{I/O} = 0V
C _{IN} (2)	Input Capacitance	10	pF	$V_{IN} = 0V$

ENDURANCE	AND	DATA	RET	ENT	ION

Parameter	Min.	Max.	Units
Endurance	10,000		Cycles per Byte
Data Retention	100		Years
			3858 PGM T0

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V

3858 PGM T05


MODE SELECTION

CE	ŌĒ	WE	Mode	1/0	Power
L	L	Н	Read	Dout	Active
·L	Н	L	Write	DiN	Active
Н	Х	Х	Standby and Write Inhibit	High Z	Standby
Х	L	Х	Write Inhibit	· · -	
Χ	Х	Н	Write Inhibit	_	_

3858 PGM T06


3858 PGM T04

EQUIVALENT A.C. LOAD CIRCUIT



Note: (2) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE




A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

Read Cycle Limits

		X28C	010-12	X28C	010-15	X28C	010-20	X28C	010-25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Units
tric	Read Cycle Time	120		150		200		250		ns
t _{CE}	Chip Enable Access Time		120		150		200	-	250	ns
taa	Address Access Time		120		150		200		250	ns
toE	Output Enable Access Time		50		50		50		50	ns
t _{LZ} (3)	CE Low to Active Output	0		0		0		0		ns
toLZ ⁽³⁾	OE Low to Active Output	0		0		0		0		ns
t _{HZ} (3)	CE High to High Z Output		50		50		50		50	ns
tonz(3)	OE High to High Z Output		50		50		50		50	ns
to _H	Output Hold from Address Change	0		0		0		0		ns

3858 PGM T08

Read Cycle




Note: (3) t_{LZ} min., t_{HZ} , t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with $C_L = 5pF$, from the point when \overline{CE} or \overline{OE} return high (whichever occurs first) to the time when the outputs are no longer driven.

Write Cycle Limits


Symbol	Parameter	Min.	Max.	Units
twc ⁽⁴⁾	Write Cycle Time		10	ms
tas	Address Setup Time	0		ns
t _{AH}	Address Hold Time	50		ns
tcs	Write Setup Time	0		ns
tch	Write Hold Time	0		ns
tcw	CE Pulse Width	100		ns
toes	OE High Setup Time	10		ns
toen .	OE High Hold Time	10		ns
twp	WE Pulse Width	100		ns
twpH	WE High Recovery	100		ns
t _{DV}	Data Valid		1	μs
t _{DS}	Data Setup	50		ns
t _{DH}	Data Hold	10		ns
t _{DW}	Delay to Next Write	10		μs
tBLC	Byte Load Cycle	0.2	100	μs

WE Controlled Write Cycle




Notes: (4) two is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to complete internal write operation.

CE Controlled Write Cycle




Page Write Cycle




Notes: (5) Between successive byte writes within a page write operation, $\overline{\text{OE}}$ can be strobed LOW: e.g. this can be done with $\overline{\text{CE}}$ and $\overline{\text{WE}}$ HIGH to fetch data from another memory device within the system for the next write; or with $\overline{\text{WE}}$ HIGH and $\overline{\text{CE}}$ LOW effectively performing a polling operation.

(6) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram(7)



Toggle Bit Timing Diagram



Note: (7) Polling operations are by definition read cycles and are therefore subject to read cycle timings.