

MOS INTEGRATED CIRCUIT μ PD78P214

8-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD78P214 is an 8-bit single-chip microcomputer with the on-chip mask ROM of the μ PD78214 replaced with an EPROM or one-time PROM. Since the μ PD78P214 is a user-programmable microcomputer, it is suitable for system development evaluation and small production.

Use this manual together with μ PD78214 manuals.

Furthermore, for details of the internal functions, be sure to see the separate "78K/II Series User's Manual Instruction Volume" and "µPD78214 Series User's Manual Hardware Volume"

In this document, "PROM" is used in parts common to one-time PROM products and EPROM products.

FEATURES

- μPD78214 compatible
- On-chip EPROM
- μPD78P214DW

: Reprogrammable (suitable for system development)

- μPD78P214CW/GC/GJ/GQ/L: One-time programmable (suitable for small production)
- QTOP[™] microcomputer compatibility

Remarks "QTOP microcomputer" is the generic name for NEC single-chip microcomputers with on-chip onetime PROM which are totally supported from program writing through printing, screening and verification.

ORDERING INFORMATION

Ordering Code	Package	On-chip ROM
μPD78P214CW	64-pin plastic shrink DIP (750 mil)	one-time PROM
μPD78P214GC-AB8	64-pin plastic QFP (□ 14 mm)	one-time PROM
μ PD78P214GJ-5BJ	74-pin plastic QFP (□ 20 mm)	one-time PROM
μ PD78P214GQ-36	64-pin plastic QUIP	one-time PROM
μ PD78P214L	64-pin plastic QFJ (□ 950 mil)	one-time PROM
μ PD78P214DW	64-pin ceramic shrink DIP (CERDIP)	EPROM
	(with window) (750mil)	

QUALITY GRADE

Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change with- out notice.

PIN CONFIGURATION (TOP VIEW)


(1) Normal Operating Mode

(a) 64-pin plastic shrink DIP, 64-pin plastic QUIP, and 64-pin ceramic shrink DIP (CERDIP) (with window)




Remarks Pin compatible with μ PD78210CW/GQ.

(b) 64-pin plastic QFP




(c) 74-pin plastic QFP



Remarks 1. Pin compatible with μ PD78210GJ.

2. NC: not connected internally.

(d) 68-pin plastic QFJ




Remarks 1. Pin compatible with μ PD78210L.

2. NC: not connected internally.

(2) PROM Programming Mode (P20/NMI = 12.5 V, RESET = L)

(a) 64-pin plastic shrink DIP, 64-pin plastic QUIP, and 64-pin ceramic shrink DIP (CERDIP) (with window)




Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to VSS via a resistor.

G : Connect these pins to VSS.

Open: No connection required.

(b) 64-pin plastic QFP




Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.
Open : No connection required.

(c) 74-pin plastic QFP




Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.Open : No connection required.

Remarks NC: not connected internally.

(d) 68-pin plastic QFJ



Note Processing for pins which are not used in the PROM programming mode is indicated in parentheses.

L : Connect these pins independently to Vss via a resistor.

G : Connect these pins to Vss.

Open : No connection required.

Remarks NC: not connected internally.

P00 to P07 : Port 0
P20 to P27 : Port 2
P30 to P37 : Port 3
P40 to P47 : Port 4
P50 to P57 : Port 5
P60 to P67 : Port 6
P70 to P75 : Port 7
T00 to T03 : Timer Outs

TO0 to TO3 : Timer Output

CI : Clock Input

RxD : Receive Data

TxD : Transmit Data

SCK : Serial Clock

ASCK : Asynchronous Serial Clock

SBO : Serial Bus
SI : Serial Input
SO : Serial Output

NMI : Non-Maskable Interrupt INTPO to INTP5 : Interrupt From Peripherals

AD0 to AD7 : Address/Data Bus A8 to A19 : Address Bus
 RD
 : Read Strobe

 WR
 : Write Strobe

WAIT : Wait

ASTB : Address Strobe REFRQ : Refresh Request

RESET : Reset X1, X2 : Crystal


EA : External Access
AN0 to AN7 : Analog Input
AVREF : Reference Voltage
AVss : Analog Ground
VDD : Power Supply

Vss : Ground

NC : Non-Connection
CE : Chip Enable
OE : Output Enable

VPP : Programming Power Supply

INTERNAL BLOCK DIAGRAM



CONTENTS

1.	PIN FUNCTIONS	13
	1.1 NORMAL OPERATING MODE	13
	1.2 PROM PROGRAMMING MODE	15
2.	DIFFERENCES BETWEEN μPD78P214 AND μPD78214	16
3.	PROGRAMMING	17
	3.1 OPERATING MODE	17
	3.2 PROM WRITE PROCEDURE	
	3.3 PROM READ PROCEDURE	20
4.	ERASE CHARACTERISTICS (μPD78P214DW ONLY)	21
5.	ERASE WINDOW SEALING (µPD78P214DW ONLY)	21
6.	SCREENING OF ONE-TIME PROM PRODUCTS	21
7.	ELECTRICAL SPECIFICATIONS	22
8.	PACKAGE INFORMATION	42
9.	RECOMMENDED SOLDERING CONDITIONS	47
ΑP	PPENDIX. DEVELOPMENT TOOLS	49



1. PIN FUNCTIONS

1.1 NORMAL OPERATING MODE

(1) Ports

Pin Name	Input/Output	Dual Function Pin	Function	
P00 to P07	Output		Port 0 (P0): Use enabled as a real-time output port (4 bits \times 2). Transistor direct drive capability.	
P20		NMI		
P21		INTP0		
P22		INTP1	Port 2 (P2):	
P23	1	INTP2/CI	P20 is abled for use as a general-purpose port (non-maskable interrupt).	
P24	Input	INTP3	However, input level can be checked in the interrupt routine. P22 to P27 are specifiable for on-chip resistor connection	
P25		INTP/ASCK	in 6-bit batch by software.	
P26		INTP5		
P27	1	SI		
P30		RxD		
P31		TxD	Port 3 (P3):	
P32	Input/output	SCK	Input/output specifiable as a bit-wise. Input mode pins specifiable for on-chip pull-up resistor	
P33		SO/SB0	connection as a batch by software.	
P34 to P37		TO0 to TO3	1	
P40 to P47	Input/output	AD0 to AD7	Port 4 (P4): Input/output specifiable for eight bits at one time. Specifiable for on-chip pull-up resistor connection in 8- bit batch by software.	
P50 to P57	Input/output	A8 to A15	Port 5 (P5): Input/output specifiable as a bit-wise. Input mode pins specifiable for on-chip pull-up resistor connection as a batch by software. LED direct drive capability.	
P60 to P63	Output	A16 to A19		
P64		RD	Port 6 (P6):	
P65		WR	Input/output specifiable as a bit-wise for P64 to P67. The connection of the on-chip pull-up resistor can be	
P66	Input/output	WAIT/AN6	specified as a batch for input mode pins P64 to P67 in a software.	
P67		REFRQ/AN7		
P70 to P75	Input	AN0 to AN5	Port 7 (P7)	



(2) Other than ports

Pin Name	Input/Output	Function	Dual Function Pin	
TO0 to TO3	Output	Timer output	P34 to P37	
CI	Input	Count clock input to 8-bit timer/counter 2	P23/INTP2	
RxD	Input	Serial data input (UART)	P30	
TxD	Output	Serial data output (UART)	P31	
ASCK	Input	Baud rate clock input (UART)	P25/INTP4	
SB0	Input/output	Serial data input/output (SBI)	P33/SO	
SI	Input	Serial data input (3-wire serial I/O)	P27	
so	Output	Serial data output (3-wire serial I/O)	P33/SB0	
SLK	Input/output	Serial clock input/output (SBI, 3-wire serial I/O)	P32	
NMI			P20	
INTP0			P21	
INTP1		•	P22	
INTP2	Input	External interrupt request	P23/CI	
INTP3			P24	
INTP4			P25/ASCK	
INTP5			P26	
AD0 to AD7	Input/output	Time-multiplexing address/data bus (external memory connection)	P40 to P47	
A8 to A15	Output	Higher address bus (external memory connection)	P50 to P57	
A16 to A19	Output	Expanded higher address (external memory connection)	P60 to P63	
RD	Output	Read strobe for external memory	P64	
WR	Output	Write strobe for external memory	P65	
WAIT	Input	Wait insert	P66/AN6	
ASTB	Output	Latch timing output of time-multiplexing addresses (A0 to A7) (in external memory access)		
REFRQ	Output	Refresh pulse output to external pseudo static memory	P67/AN7	
RESET	Input	Chip reset		
X1	Input			
X2		Crystal connection for system clock oscillation (clock to X1 enabled)		
ĒĀ	Input	ROM-less operation specification (external access in the same space as internal ROM)		
AN0 to AN5			P70 to P75	
AN6, AN7	Input	Analog voltage input for A/D converter	P66/WAIT, P67/REFRQ	
AVREF		Reference voltage application for A/D converter		
AVss		GND for A/D converter		
VDD		Positive power supply		
Vss	GND			
NC				



1.2 PROM PROGRAMMING MODE (P20/NMI = +12.5 V, RESET = L)

Pin Name	Input/Output	Function
P20/NMI		
RESET	Input	PROM programming mode set
A0 to A14		Address bus
D0 to D7	Input/output Data bus	
CE		PROM enable input
ŌĒ	Input	Read strobe for PROM
Vpp		Write power supply
V _{DD}		Positive power supply
Vss		GND
NC		

2. DIFFERENCES BETWEEN μ PD78P214 AND μ PD78214

Since the μ PD78P214 is a product with the μ PD78214 on-chip mask ROM replaced with a rewritable EPROM, functions other than those related to EPROM, such as write/verify, are the same as those of the μ PD78214. Table 2-1 shows the differences between μ PD78P214 and μ PD78P214.

For details regarding the CPU functions and on-chip hardware, refer to the μ PD78214 Series User's Manual and relevant manuals.

Table 2-1 Differences between μ PD78P214 and μ PD78214

ltem μPD78P214		μPD78214
On-chip program memory	EPROM	Mask ROM
EPROM programming pin	Yes	No
Package	64-pin plastic shrink DIP 64-pin plastic QUIP 64-pin plastic QFJ 64-pin plastic QFP 74-pin plastic QFP 64-pin ceramic shrink DIP (with window)*	_

^{*} Reprogrammable.



3. PROGRAMMING

The on-chip program memory of the μ PD78P214 is a 16384 \times 8-bit electrically programmable PROM. For PROM programming, the PROM programming mode is set using the NMI and RESET pins.

The programming characteristics are compatible with the μ PD27C256A*. However, no write is performed to addresses 4000H to 7FFFH. In a data read or verify operation, FFH is read from addresses 4000H to 7FFFH.

• Not applicable to a mode with a program pulse of 100μ s.

Note In PROM programming, the address range of 000H to 3FFFH should be programmed. For a programmer with which address specification is impossible, be sure to write FFH to address 4000H. If data guaranteed for the μ PD78P214.

The use of address 4000H is reserved by NEC for the future function expansion.

3.1 OPERATING MODE

When +6 V and +12.5 V are applied to VDD pin and VPP pin, respectively, the μ PD78P214 is set to the program-write/ verify mode. This mode can be reset to the operating mode described in Table 3-1 by setting \overline{CE} and \overline{OE} pins.

In the read mode, the μ PD78P214 can read the PROM contents.

Pin CE ŌĒ NMI RESET VPP V_{DD} D0 to D7 Mode L Н Data input Program write Н L +12.5 V +6 V Data output Program verify Program inhibit Н Н High impedance L +12.5 V L L Read Data output Output disable L Н +5 V +5 V High impedance Standby Н L/H High impedance

Table 3-1 PROM Programming Operating Mode

Note When VPP is set to +12.5 V and VDD is set to +6 V, it is inhibited to set both CE and OE to L.

17


3.2 PROM WRITE PROCEDURE

PROM write can be executed at high speeds using the following procedure:

- (1) Fix the RESET pin to the low level. Apply +12.5 V to the NMI pin. Treat all other unused pins as shown in the pin configuration.
- (2) Apply +6 V to the Vop pin and +12.5 V to the VPP pin.
- (3) Supply the initial address.
- (4) Supply write data.
- (5) Supply a 1 ms program pulse (active low) to the CE pin.
- (6) Set the verify mode. If data has been written, procedure to step (8). If data has not been written, repeat steps (4) to (6). If data cannot yet be written after repeating the three steps 25 times, proceed to step (7).
- (7) Stop carrying out the write operation assuming that the device is defective.
- (8) Supply write data and then supply (number of repetitions of steps (4) to (6): X) \times 3 ms program pulses (additional write).
- (9) Increment the address.
- (10) Repeat steps (4) to (9) up to the final address.

The timings in steps (2) to (8) are shown in Fig. 3-1.

Fig. 3-1 PROM Write/Verify Timings



(1) Start of write Power voltage supply Initial address supply (3) Write data supply (4)Program pulse supply (5) (6) Write Disable Write Disable (25th time) (Less than 25 times) Verify mode Write Enable X: Number of write Additional write (3X ms pulse) (8) repetitions (9) Address increment (10)≤ Final Address Final address

> Final Address

Write complete

(7)

Defective device

Fig. 3-2 Write Operation Flowchart




3.3 PROM READ PROCEDURE

PROM contents can be read into the external data bus (D0 to D7) using the following procedure:

- (1) Fix the RESET pin to the low level. Apply +12.5 V to the NMI pin. Treat all other unused pins as shown in the pin configuration.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Input the address of the data to be read to the A0 to A14 pins.
- (4) Set the read mode.
- (5) Output data to the D0 to D7 pins.

The timings in steps (2) to (5) are shown in Fig. 3-3.

Fig. 3-3 PROM Read Timings



4. ERASE CHARACTERISTICS (μPD78P214DW ONLY)

The μ PD78P214DW can erase the programmed data content (FFH) by applying light having wavelengths of less than about 400 nm.

To erase the μ PD78P214DW program memory contents, normally apply ultraviolet rays having a wavelength of 254 nm. The total radiation required to erase the μ PD78P214DW contents completely is a minimum of 15 W·s/cm² (ultraviolet strength × erase time). The erase time is approximately 15 to 20 minutes (when a 12000 μ W/cm² ultraviolet lamp is used). The erase time may possible become longer due to deterioration in the performance of the ultraviolet lamp or fouling of the package window. For the erase operation, place the μ PD78P214DW within 2.5 cm from the ultraviolet lamp. Use the ultraviolet lamp with the filter removed.

5. ERASE WINDOW SEALING (μPD78P214DW ONLY)

Except when erasing EPROM contents, apply a protective seal to the erase window. This is important to prevent the EPROM contents from being inadvertently erased due to light other than the erase lamp or the internal circuits other than the EPROM from malfunctioning due to light.

6. SCREENING OF ONE-TIME PROM PRODUCTS

By reason of their structure, one-time PROM products (μ PD78P214CW, μ PD78P214GC-AB8, μ PD78P214GJ-5BJ, μ PD78P214GQ-36, and μ PD78P214L) cannot be fully tested by NEC prior to shipment. After the necessary data has been written, it is recommended that screening be performed for PROM verification after high-temperature storage under the following conditions.

Storage Temperature	Storage Period
125 °C	24 hrs.

Under the generic name "QTOP microcomputer", NEC offers a charged service covering one-time PROM writing, printing, screening and verification. Please consult our sales representative for details.

21



7. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Ta = +25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
	Voo		-0.5 to +7.0	V
Supply voltage	AVREF		-0.5 to V _{DD} +0.5	V
	AVss		-0.5 to +0.5	V
	Vıı		-0.5 to Vpp +0.5	V
Input voltage	Vı2	*1	-0.5 to AVREF +0.5	V
	Vis	*2	-0.5 to +13.5	V
Output voltage	Vo		-0.5 to V _{DD} +0.5	V
Output current low		1 pin	15	mA
	loL	All output pins total	100	mA
		1 pin	-10	mA
Output current high	Іон	All output pins total	-50	mA
Operating temperature	Topt		-40 to +85	°C
Storage temperature	Tstg		−65 to +150	°C

- * 1. 70/AN0 to P75/AN5, P66/WAIT/AN6, and P67/REFRQ/AN7 pins except for those used as A/D converter input pins and those selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not in operation. However, it is required that the V_{II} absolute maximum rating is satisfied.
 - 2. P20/NMI, EA/VPP and P21/INTP0/A9 pins in the PROM programming mode

OPERATING CONDITIONS

CLOCK FREQUENCY	OPERATING TEMPERATURE (Topt)	SUPPLY VOLTAGE (VDD)
4 MHz ≤ fxx ≤ 12 MHz	-40 to +85 °C	+5.0 V ±10 %

CAPACITANCE (Ta = +25 °C, VDD = Vss = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cı	f = 1 MHz unmeasured pins returned to 0 V.			20	рF
Output capacitance	Со				20	pF
I/O capacitance	Сю				20	рF

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	X1 X2 Vss ——————————————————————————————————	Oscillator frequency (fxx)	4	12	MHz
External clock	X1 X2	X1 input frequency (fx)	4	12	MHz
CIOCK	A HCMOS	X1 input rising/falling time (txR, txF)	0	30	ns
	Invertor	X1 input high/low level width (twxH, twxL)	30	130	ns

Note When using the clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss. Do not ground pattern in which a high current flows.
- · Do not fetch a signal from the oscillator.



RECOMMENDED OSCILLATION CIRCUIT CONSTANTS

CERAMIC RESONATOR

AAANUEA OTUBED	FREQUENCY	PRODUCT NAME	RECOMMENDE	D CONSTANTS
MANUFACTURER	[MHz]	PRODUCT NAME	C1 [pF]	C2 [pF]
	40	CSA12.0MT	30	30
	12	CST12.0MT	Capacitor o	n-chip type
Murata Mfg. Co., Ltd.		CSA4.00MG040	100	100
	4	CST4.00MG040	Capacitor o	n-chip type
Kyocera Corporation	12	KBR12.0M	33	33

CRYSTAL RESONATOR

MANUFACTURER	FREQUENCY	PRODUCT NAME	RECOMMENDED CONSTANTS		
MANOPACIONER	[MHz]	PRODUCT NAME	C1 [pF]	C2 [pF]	
Kinseki, Ltd.	12	HC-49/U	18	18	



DC CHARACTERISTICS (Ta = -40 to +85 °C, V_{DD} = +5 $V \pm 10$ %, V_{SS} = 0 V)

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage low	VIL			0		0.8	V
	V _{IH1}	Pins	except for *1 and *2	2.2		VDD	٧
Input voltage high	V _{1H2}	Pin o	f *1	2.2		AVREF	V
	Vінз	Pin o	f * 2	0.8Vpp		V _{DD}	V
Output voltage low	V _{OL1}	lor =	2.0 mA			0.45	V
Output Voltage low	Vol2	lor =	8.0 mA *3			1.0	٧
	Vон1	Іон =	–1.0 mA	Vpp-1.0			٧
Output voltage high	V _{OH2}	Іон =	–100 μA	Vpp-0.5			٧
	Vонз	Іон =	–5.0 mA *4	2.0			٧
X1 input current low	lıı	0 V ≤	VI ≤ VIL			-100	μΑ
X1 input current high	Ін	Vінз ≤	Vi ≤ VDD			100	μΑ
Input leakage current	I LI	0 V ≤	Vı ≤ Vod			±10	μΑ
Output leakage current	lLO	0 V ≤	Vo ≤ VDD			±10	μΑ
AVREF current	Alref	Opera	ating mode fxx = 12 MHz		1.5	5.0	mA
V _{DD} supply current	IDD1	Opera	ating mode fxx = 12 MHz		20	40	mA
Von Supply Current	IDD2	HALT	mode fxx = 12 MHz		7	20	mA
Data retention voltage	Voddr	STOP	mode	2.5		5.5	٧
Data retention current	loppa	STOP	VDDDR = 2.5 V		2	20	μΑ
Data retention current	IDDDR	mode	VDDDR = 5 V ±10 %		5	50	μΑ
Pull-up resistor	RL	Vı = 0	V	15	40	80	kΩ

- * 1. P70/AN0 to P75/AN5, P66/WAIT/AN6, and P67/REFRQ/AN7 pins except for those used as A/D converter input pins and those selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not in operation.
 - 2. X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, EA pins
 - 3. P40/AD0 to P47/AD7, P50/A8 to P57/A15 pins
 - 4. P00 to P07 pins



AC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

READ/WRITE OPERATION (1/2)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input clock cycle time	tcyx		82	250	ns
Address set-up time (to ASTB↓)	tsast •		52		ns
Address hold time (from ASTB↓) *	thsta		25		ns
Address hold time (from RD↑)	thra		30		ns
Address hold time (from WR↑)	thwa		30		ns
RD↓ delay time from address	tdar •		129		ns
Address float time (from RD↓)	tfar •		11		ns
Data input time from address	tDAID .	Number of waits = 0		228	ns
Data input time from ASTB↓	tostio •	Number of waits = 0		181	ns
Data input time from RD↓	torio •	Number of waits = 0		100	ns
RD↓ delay time from ASTB↓	tostr •		52		ns
Data hold time (from RD1)	thrid		0		ns
Address active time from RD↑	tdra •		124		ns
ASTB↑ delay time from RD↑	torst •		124		ns
RD low-level width	twn. •	Number of waits = 0	124		ns
ASTB high-level width	twsTH •		52		ns
WR↓ delay time from address	toaw •		129		ns
Data output time from ASTB↓	tostop •			142	ns
Data output time from WR↓	towoo			60	ns
WR↓ delay time from ASTB↓	tostw1 •	With refreshing desabled	52		ns
Why delay time from ASTBV	tostw2 •	With refreshing enabled	129		ns
Data set-up time (to WR↑)	tsoowr •	Number of waits = 0	146		ns
Data set-up time (to WR↓)	tsoowr •	With refreshing enabled	22		ns
Data hold time (from WR↑) *	thwop		20		ns
ASTB↑ delay time from WR↑	towst •		42		ns
	twwL1 •	With refreshing desabled Number of waits = 0	196		ns
WR low-level width	twwL2•	With refreshing enabled Number of waits = 0	114		ns
WAIT↓ input time from address	tdawt •			146	ns
WAIT↓ input time from ASTB↓	tostwt •			84	ns

^{*} The hold time includes the time to hold the VoH and VoL under the load conditions of $C_L = 100$ pF and $R_L = 2$ k Ω .

 \star

*

Remarks 1. The values in the above table are based on "fxx = 12 MHz and C_L = 100 pF".

^{2.} For a parameter with a dot(•) in the SYMBOL column, refer to "tcvx DEPENDENT BUS TIMING DEFINITION" as well.



READ/WRITE OPERATION (2/2)

PARA	PARAMETER		TEST CONDITIONS	MIN.	MAX.	UNIT
WAIT hold time from ASTB↓		thstwt •	No. of external waits = 1	174		ns
WAIT↑ delay tim	ne from ASTB↓	tostwth•	No. of external waits = 1		273	ns
WAIT↓ input tim	e from RD↓	torwil •			22	ns
WAIT hold time	from RD↓	thrwr •	No. of external waits = 1	87		ns
WAIT↑ delay tim	ne from RD↓	torwth •	No. of external waits = 1		186	ns
Data input time	from WAIT↑	towno •			62	ns
WR↑ delay time	from WAIT↑	towtw •		154		ns
RD↑ delay time	from WAIT1	towrr •		72		ns
WAIT input time (At refresh disab		towwil •			22	ns
WAIT hold time	Refresh disabled	thwwr1 •	No. of external waits = 1	87		ns
from WR↓	Refresh enabled	thwwr2 •	No. of external waits = 1	5		ns
WAIT↑ delay	Refresh disabled	towwth1 *	No. of external waits = 1		186	ns
time from WR↓	Refresh enabled	towwth2 ◆	No. of external waits = 1		104	ns
REFRQ↓ delay ti	me from RD↑	torreg •		154		ns
REFRQ↓ delay ti	me from WR↑	towrra •		72		ns
REFRQ low-level width		twrfol •		120		ns
ASTB↑ delay tim	e from REFRQ↑	tdrfast •		280		ns

Remarks 1. The values in the above table are based on "fxx = 12 MHz and C_L = 100 pF".

2. For a parameter with a dot(•) in the SYMBOL column, refer to "tcvx DEPENDENT BUS TIMING DEFINITION" as well.



SERIAL OPERATION

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	MAX.	UNIT
		Input	External clock	1.0		μs
Serial clock cycle time	tcysk	Output	Internal divided by 16	1.3		μs
		Output	Internal divided by 64	5.3		μs
		Input	External clock	420		ns
Serial clock low-level width	twskl.	0	Internal divided by 16	556		ns
		Output	Internal divided by 64	2.5		μs
Serial clock high-level width	tws kH	Input	External clock	420		ns
		twskh Output	Internal divided by 16	556		ns
		Output	Internal divided by 64	2.5		μs
SI, SB0 set-up time (to SCK1)	tsssk			150		ns
SI, SB0 hold time (from SCK1)	thssk			400		ns
	tosaski	CMOS p	oush-pull output	0	300	ns
SO/SB0 output delay time		(3-wire	serial I/O mode)			
(from SCK↓)	toessk2	Open-dr	ain output (SBI mode),	0	800	ns
		RL = 1 ks	Ω			
SB0 high hold time (from SCK1)	tнsвsк	SBI mod	lo.	4		tcyx
SB0 low set-up time (to SCK↓)	tssesk	301 11100	IC .	4		tcyx
SB0 low-level width	twssL			4		tcyx
SB0 high-level width	twsвн			4		tcyx

Remarks The values in the above table are based on "fxx = 12 MHz and C_L = 100 pF".



OTHER OPERATIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
NMI low-level width	twniL		10		μs
NMI high-level width	twnih		10		μs
INTP0 to INTP5 low-level width	twiTL.	(77-43-)	24		tcyx
INTP0 to INTP5 high-level width	twпн		24		tcyx
RESET low-level width	twrst		10		μs
RESET high-level width	twrsh		10		μs

EXTERNAL CLOCK TIMING

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input low-level width	twxL		30	130	ns
X1 input high-level width	twxн		30	130	ns
X1 input rise time	txn		0	30	ns
X1 input fall time	tx⊧		0	30	ns
X1 input clock cycle time	tcyx		82	250	ns

A/D CONVERTER CHARACTERISTICS (Ta = -40 to +85 °C, VDD = +5 V \pm 10 %, Vss = AVss = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution			8			bit
		4.0 V ≤ AVREF ≤ VDD Ta = -10 to +70 °C			0.4	%
Overall error*		3.4 V ≤ AVREF ≤ VDD Ta = -10 to +70 °C			0.8	%
		4.0 V ≤ AVREF ≤ VDD			0.8	%
Quantization error					±1/2	LSB
Conversion time	+	82 ns ≤ tcvx < 125 ns (The FR bit of ADM is to be "0")	360			tcyx
Conversion time	tconv	125 ns ≤ tcvx ≤ 250 ns (The FR bit of ADM is to be "1")	240			tcyx
Sampling time	İSAMP	82 ns ≤ tcyx < 125 ns (The FR bit of ADM is to be "0")	72			tcvx
camping time	LSAMP	125 ns ≤ tcvx ≤ 250 ns (The FR bit of ADM is to be "1")	48			tcyx
Analog input voltage	Vian		-0.3		AVREF +0.3	. V
Analog input impedance	Ran			1000		МΩ
Reference voltage	AVREF		3.4		V _{DD}	٧
AVREF current	Alref	fxx = 12 MHz		1.5	5.0	mA
AVHER CUITEIIL	Ainer	STOP mode		0.2	1.5	mA

^{*} Quantization error is not included. Represented by the ratio to full-scale value.



toxx DEPENDENT BUS TIMING DEFINITION (1/2)

PARAMETER	SYMBOL	CALCULATION FORMULA	MIN./MAX.	12 MHZ	UNIT
X1 input clock cycle time	tcyx		MIN.	82	ns
Address set-up time (to ASTB↓)	İSAS T	tcyx - 30	MIN.	52	ns
RD↓ delay time from address	tdar	2tcvx - 35	MIN.	129	ns
Address float time (from RD↓)	İFAR	tcyx/2 - 30	MIN.	11	ns
Data input time from address	TDAID	(4 + 2n) tcyx – 100	MAX.	228*	ns
Data input time from ASTB↓	tostio	(3 + 2n) tcvx - 65	MAX.	181*	ns
Data input time from RD↓	torio	(2 + 2n) tcvx - 64	MAX.	100*	ns
RD↓ delay time from ASTB↓	tostr	tcyx - 30	MIN.	52	ns
Address active time from RD↑	tora	2tcyx - 40	MIN.	124	ns
ASTB↑ delay time from RD↑	torst	2tcyx – 40	MIN.	124	ns
RD low-level width	twnL	(2 + 2n) tcyx - 40	MIN.	124*	ns
ASTB high-level width	twsтн	tcyx - 30	MIN.	52	ns
WR↓ delay time from address	toaw	2tcyx - 35	MIN.	129	ns
Data output time from ASTB↓	tostoo	tcyx + 60	MAX.	142	ns
	tostw1	tcvx – 30 (With refreshing disabled)	MIN.	52	ns
WR↓ delay time from ASTB↓	tostw2	2tcvx – 35 (With refreshing enabled)	MIN.	129	ns
Data set-up time (to WR↑)	tsoowr	(3 + 2n) tcyx - 100	MIN.	146*	ns
Data set-up time (to WR↓)	tsoowf	tcvx – 60 (With refreshing enabled)	MIN.	22	ns
ASTB↑ delay time from WR↑	towst	tcyx - 40	MIN.	42	ns
	tww.1	(3 + 2n) tcvx - 50 (With refreshing disabled)	MIN.	196*	ns
WR low-level width	tww.2	(2 + 2n) tcyx - 50 (With refreshing enabled)	MIN.	114*	ns
WAIT↓ input time from address	tdawt	3tcyx - 100	MAX.	146	ns
WAIT↓ input time from ASTB↓	tostwr	2tcyx - 80	MAX.	84	ns

Remarks "n" indicates the number of waits.

* When n = 0

 \star

 \star



toxx DEPENDENT BUS TIMING DEFINITION (2/2)

PARAM	IETER	SYMBOL	CALCULATION FORMULA	MIN./MAX.	12 MHZ	UNIT
WAIT hold time from ASTB↓		thstwt	2Xtcvx + 10	MIN.	174*	ns
WAIT↑ delay tim	ne from ASTB↓	tostwth	2(1 + X)tcyx - 55	MAX.	273*	ns
WAIT↓ input tim	ie from RD↓	torwtl.	tcyx - 60	MAX.	22	ns
WAIT hold time	from RD↓	thrwt	(2X - 1)tcyx + 5	MIN.	87 *	ns
WAIT↑ delay tim	ne from RD↓	tonwth	(2X + 1)tcyx - 60	MAX.	186*	ns
Data input time	from WAIT↑	towrid	tcyx - 20	MAX.	62	ns
WR↑ delay time	from WAIT↑	towtw	2tcyx - 10	MIN.	154	ns
RD↑ delay time	from WAIT↑	towr	tcyx - 10	MIN.	72	ns
WAIT input time (At refresh disal		t D ww TL	tcyx - 60	MAX.	22	ns
WAIT hold time	Refresh disabled	thwwT1	(2X - 1)tcyx + 5	MIN.	87*	ns
from WR↓	Refresh enabled	thwwT2	2(X - 1)tcyx + 5	MIN.	5*	ns
WAIT↑ delay	Refresh disabled	towwTH1	(2X + 1)tcyx - 60	MAX.	186*	ns
time from WR↓	Refresh enabled	towwTH2	2Xtcvx - 60	MAX.	104*	ns
REFRQ↓ delay ti	me from RD↑	torreq	2tcyx - 10	MIN.	154	ns
REFRQ↓ delay ti	me from WR↑	towrfa	tcvx - 10	MIN.	72	ns
REFRQ low-level	width	twrfal	2tcyx - 44	MIN.	120	ns
ASTB↑ delay tim	e from REFROT	TORFOST	4tcyx - 48	MIN.	280	ns

Remarks 1. X: The number of the external wait. (1, 2, ...)

2. $tcyx \approx 82 \text{ ns (fxx} = 12 \text{ MHz)}$

* When X = 1




DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention voltage	VDDDR	STOP mode	2.5		5.5	٧
Data saturation august	IDDDR	VDDDR = 2.5 V		2	20	μА
Data retention current	IDDDR	VDDDR = 5 V ±10 %		5	50	μΑ
Voo rise time	trvo		200			μs
Voo fall time	tevd		200			μs
Voo hold time (from STOP mode setting)	thvo		0			ms
STOP release signal input time	Í DREL		0			ms
Oscillation stabilization wait	_	Crystal resonator	30			ms
time	twait	Ceramic resonator	5			ms
Low-level input voltage	VıL	Considired with A	o		0.1 VDDDR	٧
High-level input voltage	ViH	Specified pin*	0.9 VDDDR		VDDDR	٧


* RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0 EA pins

AC Timing Test Point




Timing Waveform

Read operation




Write operation






External WAIT Signal Input Timing

Read operation




Write operation






Refresh Timing Waveform

Refresh after read




Refresh after write






Serial Operation

3-wire serial I/O mode




SBI Mode

Bus release signal transfer




Command signal transfer






Interrupt Input Timing




Reset Input Timing






External Clock Timing



Data Retention Characteristics





DC PROGRAMMING CHARACTERISTICS (Ta = 25 \pm 5 °C, V_{IP} *1= 12.5 \pm 0.5 V, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	ViH	Vih		2.4		VDDP+0.3	٧
Input voltage low	VıL	VıL		-0.3		0.8	V
Input leakage current	lue	lu	0 ≤ Vi ≤ VDDP			10	μΑ
Output valtage high	Vон1	Vон1	Iон = −400 <i>μ</i> A	2.4			v
Output voltage high	Vон2	Voh2	Іон = −100 <i>μ</i> A	VDD-0.7			>
Output voltage low	Vol	Vol	lон = 2.1 mA			0.45	v
Output leakage current	lro		0 ≤ Vo ≤ VDDP, OE = VIH			10	μΑ
NMI pin high-voltage input current	liР	·				±10	μΑ
	.,	.,	Program memory write mode	5.75	6.0	6.25	٧
VDDP power supply voltage	VDDP	Vcc	Program memory read mode	4.5	5.0	5.5 V	٧
		.,	Program memory write mode	12.2	12.5	12.8	٧
VPP power supply voltage	VPP	Vpp	Program memory read mode		VPP = VDDP	٧	
	-		Program memory write mode		5	30	mA
VDDP power supply current	loo	Icc	Program memory read mode $\overline{CE} = V_{IL}, V_{I} = V_{IH}$		5	30	mA
V _{PP} power supply current	l ee	Ірр	Program memory write mode $\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$		5	30	mA
į			Program memory read mode		1	100	μΑ

^{* 1.} Voltage applied to P20/NMI pin

^{2.} Symbol of the corresponding μ PD27C256A



PROGRAM OPERATION

AC CHARACTERISTICS (Ta = 25 \pm 5 °C, V_P *1 = 12.5 \pm 0.5 V, V_{DD} = 6 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address set-up time (to CE↓)	tsac	tas		2			μs
OE hold time (from input data disable)	topoo	toes		2			μs
Input data set-up time (to CE↓)	tsidc	tos		2			μs
Address hold time (from CE1)	thca	t ah		2			μs
Input data hold time (from Œ↑)	thcid	tон		2			μs
Output data hold time (from OE↑)	tноор	tor		0		130	ns
V _{PP} set-up time (to $\overline{\text{CE}}$ ↓)	tsvpc	tvps		1			ms
V _{DDP} se-tup time (to $\overline{\text{CE}}$ ↓)	tsvoc	tvcs		1			ms
Initial program puls width	twL1	t _P w	,	0.95	1.0	1.05	ms
Additional program pulse width	twL2	topw		2.85		78.75	ms
NMI high-voltage input set-up time (to Œ↓)	tspc			2			μs
Data output time from OE↓	tooop	toe				150	ns

- * 1. Voltage applied to P20/NMI pin
 - 2. Symbol of the corresponding μ PD27C256A

READ OPERATION


AC CHARACTERISTICS (Ta = 25 \pm 5 °C, Vip *1 = 12.5 V, VdD = 5 \pm 0.5 V, Vpp = Vddp, Vss = 0 V)

PARAMETER	SYMBOL	SYMBOL*2	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address data output time	t DAOD	tacc	CE = OE = VIL			200	ns
Data output time from CE↓	tocop	tce	OE = VIL			200	ns
Data output time from OE↓	tpoop	toe	CE = VIL			75	ns
Data hold time (from OE↑,CE↑)*3	thcod	tor	CE = VIL or OE = VIL	0		60	ns
Data hold time (from address)	thaod	toн	CE = OE = VIL	0			ns

- * 1. Voltage applied to P20/NMI pin
 - 2. Symbol of the corresponding μ PD27C256A
 - 3. t_{HCOD} is the time counted from when either \overline{OE} or \overline{CE} becomes V_{HL} .




PROM Write Mode Timing



- Note 1. Apply VDDP before VPP and shut it off after VPP.
 - 2. Do not allow VPP to become +13 V or more including an overshoot.


PROM Read Mode Timing







8. PACKAGE INFORMATION

64PIN PLASTIC SHRINK DIP (750 mil)








P64C-70-750A,C


NOTES


- Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50 ^{±0:10}	0.020 +0.004
F	0.9 MIN.	0.035 MIN.
G	3.2 ^{±0:3}	0.126 ^{±0.012}
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25 + 0.10	0.010 + 0.004
N	0.17	0.007

64 PIN PLASTIC QUIP








P64GQ-100-36


NOTE


Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	41.5 ^{+8.3}	1.634-0.008
С	16.5	0.650
Н	0.50 ^{±0.10}	0.020-0.004
l	0.25	0.010
j	2.54 (T.P.)	0.100 (T.P.)
К	1.27 (T.P.)	0.050 (T.P.)
М	1.1+0.25	0.043-0.006
N	0.25 + 0.10	0.010+0.004
Р	4.0 ^{±0.3}	0.157-8.813
S	3.6 ^{±0.1}	0.142 + 0.004
W	24.13 ^{±1.05}	0.950 ^{±0.042}
Х	19.05 ^{±1.05}	0.750 ^{±0.042}

64PIN CERAMIC SHRINK DIP (CERDIP) (WINDOW) (750 mil)








P64DW-70-750A1

NOTES


- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

INCHES ITEM **MILLIMETERS** 2.310 MAX. 58.68 MAX. Α В 1.78 MAX. 0.070 MAX. С 1.778 (T.P.) 0.070 (T.P.) 0.018 ±0.002 0.46 ±0.05 D F 0.031 MIN. 0.8 MIN. 3.5 ±0.3 0.138 ± 0.012 G 0.039 MIN. Н 1.0 MIN. 1 3.0 0.118 J 5.08 MAX. 0.200 MAX. 0.750 (T.P.) Κ 19.05 (T.P.) 18.8 0.740 L 0.25 ±0.05 $0.010 \, {}^{+0.002}_{-0.003}$ М 0.25 0.01 Ν ϕ 7.62 S ϕ 0.300

64 PIN PLASTIC QFP (□14)



detail of lead end




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
Α	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551+0.009
С	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.35±0.10	0.014+0.004
l	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10} _{-0.05}	0.006+0.004
N	0.10	0.004
Р	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

74 PIN PLASTIC QFP (□20)




NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

INCHES ITEM **MILLIMETERS** 0.913+0.017 Α 23.2±0.4 $0.787^{+0.009}_{-0.008}$ В 20.0±0.2 $0.787^{+0.009}_{-0.008}$ С 20.0±0.2 $0.913^{+0.017}_{-0.016}$ D 23.2±0.4 F₁ 2.0 0.079 F₂ 1.0 0.039 2.0 0.079 G1 0.039 G2 1.0 0.016 + 0.004 - 0.005 Н 0.40±0.10 0.20 0.008 1 0.039 (T.P.) J 1.0 (T.P.) 1.6±0.2 0.063±0.008 Κ L 0.8±0.2 0.031+0.009 $0.15^{+0.10}_{-0.05}$ $0.006^{+0.004}_{-0.003}$ М Ν 0.12 0.005 Ρ 3.7 0.146 Q 0.1 ± 0.1 0.004±0.004 S 4.0 MAX. 0.158 MAX.

68 PIN PLASTIC QFJ (□950 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Ε	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
ı	0.9 MIN.	0.035 MIN.
J	3.4	0.134
К	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	0.20+0.10	0.008+0.004

9. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions for the surface mounting type, refer to the information document "Surface Mount Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 9-1 Surface Mounting Type Soldering Conditions

(1) μ PD78P214GC-AB8 : 64-pin plastic QFP (\square 14mm)

		Recommended
Soldering Method	Soldering Conditions	Condition
		Symbol
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above) Number of times: Once Time limit: 2 days*1 (thereafter 16 hours prebaking required at 125°C)	IR30-162-1 *2
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 2 days*1 (thereafter 16 hours prebaking required at 125 °C)	VP15-162-1 *2
Pin part heating	Pin part temperature: 300 °C max., Duration: 3 sec. max. (per device side)	

(2) μ PD78P214GJ-5BJ : 74-pin plastic QFP (\square 20mm)

		Recommended
Soldering Method	Soldering Conditions	Condition
		Symbol
	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above)	
Infrared reflow	Number of times: Once	IR30-107-1
	Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	
	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above)	
VPS	Number of times: Once	VP15-107-1
	Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	
Pin part heating	Pin part temperature: 300°C max. Duration: 3 sec. max. (per device side)	

(3) μ PD78P214L : 68-pin plastic QFJ (\square 950mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above) Number of times: Once Time limit: 7 days*1 (thereafter 10 hours prebaking required at 125 °C)	VP15-107-1
Pin part heating	Pin part temperature: 300 °C max. Duration: 3 sec. max. (per device side)	

- * 1. For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65% RH.
 - 2. This condition is not applicable to the "K" specification product.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 9-2 Insert Type Soldering Conditions

 μ PD78P214CW : 64-pin plastic shrink DIP(750mil)

μPD78P214DW : 64-pin ceramic shrink DIP (CERDIP)(with wundow)(750mil)

 μ PD78P214GQ-36 : 64-pin plastic QUIP

Soldering Method	Soldering Conditions
Wave soldering (lead part only)	Solder bath temperature: 260 °C max., Duration: 10 sec. max.
Pin part heating	Pin part temperature: 260 °C max., Duration: 10 sec. max.

Note Ensure that the application of wave soldering is limited to the lead part and no solder touches the main unit directly.

Notification -

A version of this product with improved recommended soldering conditions is available. For details (improvements such as infrared reflow peak temperature extension (235°C), number of times: twice, relaxation of time limit), contact NEC sales personnel.



APPENDIX. DEVELOPMENT TOOLS

The following development tools are available for system development using μ PD78P214. For development tools manufactured by a third party, see the "78K/II Series Development Tools Selection Guide (EF-2)".

Hardware (1/2)

IE-78240-R-A	The IE-78240-R-A is a functionally enhanced version of the IE-78210-R and IE-78240-R, and is an in-circuit emulator for use with the entire μPD78214 series. It can be used when a PC-9800 series or IBM PC/AT™model is used as the host machine. The separately available screen debugger and device file are required, and in combination with these it is possible to perform debugging at the C language or structured assembly language source program level. More efficient debugging and program testing is possible through simultaneous data access and program fetch trace and C0 coverage functions, etc. If the user already has an IE-78210-R or IE-78240-R, this can be used in the same way as the IE-78240-R-A by purchasing a separately available board (IE-78200-R-BK).
IE-78240-R IE-78210-R*	IE-78210-R and IE-78240-R are in-circuit emulators which can be used in common with the μPD78214 series. Debugging is performed by connecting a host machine or a console. Connecting it to a host machine permits a symbolic debugging, object file transfer to a host machine, and efficient debugging. This tool incorporates RS-232-C serial interface for 2 channels, which enables connection to the PG-1500 PROM programmer. The IE-78240-R also executes the high-speed down loading of an object file and symbol file via Centronics I/F.
IE-78240-R-EM IE-78210-R-EM* IE-78200-R-EM IE-78200-R-BK	This board upgrades an in-circuit emulator for the 75X series and 78K series to the IE-78210-R, IE-78240-R or IE-78240-R-A. For details, refer to "System upgrade" described later.
EP-78210CW* EP-78240CW-R	This is an emulation probe for μ PD78P214CW. EP-78240CW-R is the same product as EP-78210CW except its longer cable length.
EP-78210GC* EP-78240GC-R	This is an emulation probe for μPD78P214GC-AB8. It should be used together with EV-9200GC-64. EP-78240GC-R is the same product as EP-78210GC except its longer cable length.
EP-78210GJ*	This is an emulation probe for μ PD78P214GJ-5BJ. It should be used together with either EP-78210L, EP-78240LP-R or EV-9200G-74.
EP-78240GJ-R	This is an emulation probe for μ PD78P214GJ-5BJ. It should be used together with EV-9200G-74. Unlike the EP-78210GJ, this is an integral probe, allowing easy operation.
EP-78210GQ* EP-78240GQ-R	This is an emulation probe for μPD78P214GQ-36. EP-78240GC-R is the same product as EP-78210GQ except its longer cable length.
EP-78210L* EP-78240LP-R	This is an emulation probe for μ PD78P214L. EP-78240LP-R is the same product as EP-78210L except its longer cable length.

* No longer manufactured.

Remarks The cables EP-78210GJ, EP-78210GC, EP-78240GC-R, EP-78240GJ-R are respectively provided with one piece of the socket EV-9200GC-74 or EV-9200GC-64.

*



Hardware (2/2)

EV-9200G-74	This is a socket mounted on the board of user system which is made for μ PD78P214GJ-5BJ. It should be used together with either EP-78210GJ or EP-78240GJ-R.
EV-9200GC-64	This is a socket mounted on the board of user system which is made for μ PD78P214GC-AB8. It should be used together with either EP-78210GC or EP-78240GC-R.
PG-1500	PROM programmer which enables a single-chip microcomputer with on-chip PROM to be programmed in stand-alone mode or by operations from a host machine by connection of the supplied board and separately available programmer adapter. Typical PROMs from 256K bits to 4M bits can also be programmed.
PA-78P214CW	This is a PROM programmer adapter for μ PD78P214CW/78P214DW, and should be used in combination with PG-1500, etc.
PA-78P214GC	This is a PROM programmer adapter for μ PD78P214GC-AB8 and should be used in combination with PG-1500, etc.
PA-78P214GJ	This is a PROM programmer adapter for μ PD78P214GJ-5BJ and should be used in combination with PG-1500, etc.
PA-78P214GQ	This is a PROM programmer adapter for μ PD78P214GQ-36 and should be used in combination with PG-1500, etc.
PA-78P214L	This is a PROM programmer adapter for μ PD78P214L and should be used in combination with PG-1500, etc.

* No longer manufactured.

Remarks EV-9200GC-74 or EV-9200GC-64 is available by the 5- piece set (ordered in units of a set).



Software

① Language Processing Software (1/2)

PC-9800		A relocatable assembler package which can be used by the entire 78K/II series. Because it is a relocatable assembler with a macro function, development efficiency can be improved. A structured assembler which can describe explicitly the program control structure is also provided. Thus program productivity and maintainability can be improved.					
PC-9800 Series PC-9800 Series PC-9800 Series PC-9800 Series PC-9.00A*3) S-inch 2HD μS5A10RA78I μS7B11RA78I μS7B11RA78I μPC / AT PC DOS™ S-inch 2HC μS7B11RA78I PC DOS™ S-inch 2HC μS7B10RA78I PC DOS™ S-inch 2HC μS7B10RA78I PC DOS™ S-inch 2HC μS7B10RA78I μS3H15RA78K μS3H15RA78K μS3H15RA78K μS3H15RA78K μS3H15RA78K μS3H15RA78K RISC) REWS-UX/V™ (rel.4.1.1) EWS-4800 series™ EWS-UX/V™ (rel.4.1.1) EWS-4800 series™ EWS-UX/V™ (rel.4.0) S3M15RA78K RIS language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard funct object libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Co Compiler (CC78K/II) PC DOS S-inch 2HD μS5A10CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15CC78K μS3K15		Host Machine	os	Supply Medium	Ordering Code		
Series (Ver.3.30 to S-inch 2HD			MS-DOS™	8-inch 2D *1	μS5A1RA78K2		
Ver.5.00A*3) 3.5-inch 2HD	78K/II series		(Ver.3.30 to	5-inch 2HD	μS5A10RA78K2		
IBM PC / AT		series	Ver.5.00A*3)	3.5-inch 2HD	μS5A13RA78K2		
(Ver.3.1) 5-inch 2HC	(RA78K/II)		PC DOS™	5-inch 2D *2	μS7B11RA78K2		
HP9000 series 300™ (rel.7.05B) SPARKstation™ (rel.4.1.1) EWS-4800 series™ (rel.4.0) EWS-UX/V™ (RISC) A C compiler which can be used by the entire 78K/II series. Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard funct object libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Compiler (CC78K/II) FC 9800 Series PC 9800 Series PC 9800 Series PC DOS S-inch 2HD µS5A13CC78K (Ver.3.1) Finch 2HD µS5R11CC78K PC DOS S-inch 2D *2 µS7B11CC78K FRH-UX (rel.4.1.1) HP9000 series 300 RS-DOS S-ARKstation Sun OS (rel.4.1.1) Cartridge tape (QIC-24) µS3K15CC78K		IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10RA78K2		
SPARKstation™ Sun OS™ (rel.4.1.1) EWS-4800 series™ (rel.4.0) EWS-4800 series™ (rel.4.0) A C compiler which can be used by the entire 78K/II series. Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard funct object libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Co. 78K/II series C compiler (CC78K/II) PC-9800 (Ver.3.30 to Ver.5.00A*3) Series PC-9800 Series PC-9800 Series SUBM PC / AT PC DOS F-inch 2HD #S5A10CC78K FO DOS F-inch 2HD #S5A10CC78K FO DOS F-inch 2HD #S5A10CC78K PC DOS F-inch 2HD #S5A10CC78K AP-UX (rel.7.05B) SPARKstation Sun OS Cartridge tape (OIC-24)			HP-UX™				
SPARKstation™ EWS-4800 series™ (RISC) A C compiler which can be used by the entire 78K/II series. Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard funct object libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Co (Ver.3.30 to Ver.5.00A*3) PC-9800 Series MS-DOS (Ver.3.30 to Ver.5.00A*3) FC DOS S-inch 2HD #S5A10CC78K FC DOS S-inch 2D *2 #S7B11CC78K HP-UX (rel.7.05B) SPARKstation Sun OS Cartridge tape (QIC-24) #S3K15RA78K		HP9000 series 300™	(rel.7.05B)		μ\$3H15RA78K2		
Crel.4.1.1) CQIC-24 EWS-4800 series EWS-UX/VTM (RISC) EWS-UX/VTM (rel.4.0) S3M15RA78K			Sun OS™	Cartridge tane			
(RISC) (rel.4.0) A C compiler which can be used by the entire 78K/II series. Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard function-bject libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Control (Ver.3.30 to Ver.5.00A*3) FC-9800 Series OVER.5.00A*3) TREMPICE ON The Control of th		SPARKstation™	(rel.4.1.1)		μS3K15RA78K2		
A C compiler which can be used by the entire 78K/II series. Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard functionabject libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Compiler (CC78K/II) PC-9800 (Ver.3.30 to Ver.5.00A*3) Series PC-9800 Supply Medium Ordering Compiler (Ver.3.30 to Ver.5.00A*3) West Alaccompiler (Ver.3.10 pust Alaccompiler programs and standard functionable programs and standard functionable programs and standard functional programs and standard functionable programs and standard functional programs and standard functional programs and standard functional programs and standard functional programs and standard functional programs and standard functionable programs and standard functional programs		EWS-4800 series™	EWS-UX/V™	•	S3M15RA78K2		
Its language specification is compliant with ANSI, thus programs can be converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct address interrupt control functions. Use of these function allows efficient programmi and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard function object libraries. Use of this compiler requires 78K/II series relocatable assembler (RA78K/II). Host Machine OS Supply Medium Ordering Control (Ver.3.30 to Ver.5.00A*3) PC-9800 Series (Ver.3.30 to Ver.5.00A*3) FC DOS S-inch 2HD #S5A10CC78K (Ver.3.1) FC DOS S-inch 2HC #S7B11CC78K HP-UX (Ver.3.1) FSPARKstation Sun OS (rel.7.05B) SPARKstation Cartridge tape (QIC-24)		(RISC)	(rel.4.0)				
78K/II series C compiler (CC78K/II) PC-9800 (Ver.3.30 to Ver.5.00A*3) 5-inch 2HD μS5A10CC78k IBM PC / AT PC DOS (Ver.3.1) 5-inch 2D *2 μS7B11CC78k HP-UX (rel.7.05B) μS3H15CC78K SPARKstation Sun OS (rel.4.1.1) Cartridge tape (QIC-24) μS3K15CC78K		converted into ROM. I register manipulation, interrupt control funct and higher object effic It is also provided with object libraries.	converted into ROM. It is provided with such functions as special function register manipulation, bit manipulation, variables using short direct addressing, interrupt control functions. Use of these function allows efficient programming and higher object efficiency to be achieved. It is also provided with start-up routine sample programs and standard function object libraries.				
C compiler (CC78K/II) PC-9800 series MS-DOS (Ver.3.30 to Ver.5.00A*3) 5-inch 2HD μS5A10CC78k IBM PC / AT PC DOS (Ver.3.1) 5-inch 2HD μS5A13CC78k HP-UX (rel.7.05B) μS7B10CC78k SPARKstation Sun OS (rel.4.1.1) Cartridge tape (QIC-24) μS3K15CC78K		Host Machine	os	Supply Medium	Ordering Code		
Series (Ver.3.30 to Ver.5.00A*3) 3.5-inch 2HD μS5A13CC78k	C compiler	PC-9800		5-inch 2HD	μS5A10CC78K2		
PC DOS 5-inch 2D *2 μS7B11CC78K	(CC78K/II)	series		3.5-inch 2HD	μS5A13CC78K2		
IBM PC / AT				5-inch 2D *2	μS7B11CC78K2		
HP-UX (rel.7.05B) SPARKstation HP-UX (rel.7.05B) Sun OS (rel.4.1.1) Cartridge tape (QIC-24) μS3K15CC78K		IBM PC / AT		5-inch 2HC	μS7B10CC78K2		
(rel.7.05B)			HP-UX				
SPARKstation (rel.4.1.1) (QIC-24) μS3K15CC78K		HP9000 series 300	(rel.7.05B)		μS3H15CC78K2		
		SPARKstation			μS3K15CC78K2		
EWS-4800 series		EWS-4800 series	(rel.4.1.1) EWS-UX/V	(QIC-24)	S3M15CC78K2		

- * 1. No longer available for purchase with 8-inch 2D. 5-inch 2HD or 3.5-inch 2HD should be selected instead. If it has been purchased with 8-inch 2D, the 5-inch 2HD will be sent in the next version upgrade.
 - 2. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.
 - 3. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.

① Language Processing Software (2/2)

	A source program of a library which belongs to the CC78K/II. Required to improve (to adapt more to the user specifications.) the library.			
	Host Machine	os	Supply Medium	Ordering Code
	PC-9800	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10CC78K2-L
78K/II series C compiler	series	Ver.5.00A*)	3.5-inch 2HD	μS5A13CC78K2-L
library source file	IBM PC / AT	PC DOS	5-inch 2HC	μS7B10CC78K2-L
(CC78K/II-L)		(Ver.3.1)	3 11011 2110	
	HP9000 series 300 SPARKstation	HP-UX		μS3H15CC78K2-L
		(rel.7.05B)	Cartridge tape (QIC-24)	μοσιτισοστοκε-Ε
		Sun OS		μS3K15CC78K2-L
		(rel.4.1.1)		μ33K15CC76K2-L
	EWS-4800 series	EWS-UX/V		"C2M15CC70K2 I
	(RISC)	(rel.4.0)		μS3M15CC78K2-L

^{*} The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.



2 In-Circuit Emulator Software

Screen debugger (SD78K/II)	Program which controls the 78K/II series in-circuit emulator. Used in conjunction with the device file (DF78210). Using the IE-78240-R-A or an in-circuit emulator system-upgraded to equivalence with the IE-78240-R-A, can be used with a PC-9800 series or IBM PC/AT host machine. This software enables highly efficient debugging to be performed through functions for source program level debugging of programs written in C language, structured assembly language or assembly language, and host machine screen splitting for the simultaneous display of various kinds of information.				
	Host Machine	os	Supply Medium	Ordering Code	
	PC-9800 series	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10SD78K2 μS5A13SD78K2	
	IBM PC / AT	Ver.5.00A*1) PC DOS (Ver.3.1)	5-inch 2HC	μS7B10SD78K2 *2	
	Required to perform a debugger (SD78K/II).		ougging in conjunct	ion with the screen	
	Host Machine	os	Supply Medium	Ordering Code	
Device file (DF78210)	PC-9800 series	MS-DOS	5-inch 2HD	μS5A10DF78210	
		(Ver.3.30 to Ver.5.00A*1)	3.5-inch 2HD	μS5A13DF78210	
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10DF78210 *2	
	A program which controls the IE-78210 from the host machine. Its automatic command execution capability allows more efficient debugging.				
IE-78210-R	Host Machine	os	Supply Medium	Ordering Code	
IE-78210-R-EM control program		MS-DOS	8-inch 2D *3	μS5A1IE78210-P01	
(IE78210)	PC-9800	(Ver.3.30 to	5-inch 2HD	μS5A10IE78210-P01	
	series	Ver.5.00A*1)	3.5-inch 2HD	μS5A13IE78210	
	IBM PC / AT	PC DOS	5-inch 2D *4	μS7B11lE78210-P02	
	JEW 7 0 7 A7	(Ver.3.1)	5-inch 2HC	μS7B10lE78210	
IE-78240-R IE-78240-R-EM control program (IE78240)	A program which controls the IE-78240 from the host machine. Its automatic command execution capability allows more efficient debugging.				
	Host Machine	os	Supply Medium	Ordering Code	
		MS-DOS	8-inch 2D *3	μS5A1IE78240	
	PC-9800	(Ver.3.30 to	5-inch 2HD	μS5A10IE78240	
	series	Ver.5.00A*1)	3.5-inch 2HD	μS5A13IE78240	
		PC DOS	5-inch 2D *4	μS7B11lE78240	
	IBM PC / AT	(Ver.3.1)	5-inch 2HC	μS7B10IE78240	

- 1. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.
 - 2. Under development.
 - 3. No longer available for purchase with 8-inch 2D. 5-inch 2HD or 3.5-inch 2HD should be selected instead. If it has been purchased with 8-inch 2D, the 5-inch 2HD will be sent in the next version upgrade.
 - 4. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.

3 PROM Programmer Software

PG-1500 controller	Controls the PG-1500 on the host machine, with the PG-1500 and host machine connected via a serial or parallel interface.			
	Host Machine	os	Supply Medium	Ordering Code
	PC-9800 series	MS-DOS (Ver.3.30 to	5-inch 2HD	μS5A10PG1500
		Ver.5.00A*1)	3.5-inch 2HD	μS5A13PG1500
	IBM PC / AT	PC DOS	5-inch 2D *2	μS7B11PG1500
		(Ver.3.1)	5-inch 2HC	μS7B10PG1500

- * 1. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.
 - 2. The 5-inch 2D version is no longer sold. Please note that users who have previously purchased software in 5-inch 2D format will be sent future version upgrades in 5-inch 2HC format.



System Upgrade from Another In-Circuit Emulator

① System upgrade to IE-78240-R-A

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78230-R-A IE-78140-R	1	IE-78240-R-EM	
IE-78240-R	2	IE-78200-R-BK	_
IE-78112-R*1 IE-78220-R*1 IE-78310-R*1 IE-78310A-R	3	IE-78200-R-BK IE-78240-R-EM *2	The high-speed download function cannot be used. If you also have an IE Group 1/2/4 in-circuit emulator, a system upgrading based on the IE Group 1/2/4 in-circuit emulator is recommended. If you also have an IE Group 1 in-circuit emulator, the IE-78200-R-BK is not required (the IE Group 1 in-circuit emulator contains an IE-78200-R-BK and therefore this board can be used).
IE-75000-R IE-78000-R IE-78130-R IE-78230-R IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	4	IE-78200-R-BK IE-78240-R-EM	If you also have an IE Group 1, in-circuit emulator, the IE-78200-R-BK is not required (the IE Group 1 in-circuit emulator contains an IE78200-R-BK, and therefore this board can be used).
IE-78210-R*1	5	IE-78200-R-BK	The high-speed download function cannot be used.

- * 1. No longer manufactured and not available for purchase.
 - 2. When performing emulation of the μ PD78214 series, if you have already the IE-78210-R-EM*1, the IE-78240-R-EM is not required.

② System upgrade to IE-78240-R

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks	
IE-78112-R*1 IE-78210-R*1 IE-78220-R*1	1	IE-78240-R-EM *2	The high-speed download function cannot be used. If you also have an IE of Group 4, use of IE cabinet of Group 4 is recommended.	
IE-78130-R IE-78230-R	2	IE-78240-R-EM		
IE-78310-R *1 IE-78310A-R	3	IE-78200-R-EM IE-78240-R-EM *2	The high-speed download function cannot be used. If you have an IE of Group 1, the IE-7800-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM and therefore this board can be used).	
IE-75000-R IE-78000-R IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	4	IE-78200-R-EM IE-78240-R-EM	If you have an IE of Group 1, the IE-78200-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM, and therefore this board can be used).	
IE-78140-R IE-78230-R-A	5	IE-78200-R-EM IE-78240-R-EM	A system upgrading to IE-78240-R-A equivalence is recommended.	

- * 1. No longer manufactured and not available for purchase.
 - 2. When performing emulation of the μ PD78214 series, if you have already the IE-78210-R-EM*1, the IE-78240-R-EM is not required.

System upgrade to IE-78210-R*1

Current Emulator	IE-Group No.	Boards to be Purchased	Remarks
IE-78112-R *1 IE-78220-R *1	1	IE-78210-R-EM *2	_
IE-78310-R*1 IE-78310A-R	2	IE-78200-R-EM IE-78210-R-EM *1	If you have an IE of Group 1, the IE-7800-R-EM is not required (the IE of Group 1 contains an IE-78200-R-EM and therefore this board can be used).
IE-75000-R IE-78000-R IE-78130-R IE-78140-R IE-78230-R-A IE-78320-R*1 IE-78327-R IE-78330-R IE-78350-R IE-78600-R	3	_	A system upgrading to IE-78210-R is not possible. A system upgrading to IE-78240-R is recommended.

- * 1. No longer manufactured and not available for purchase.
 - 2. IE-78210-R-EM no longer manufactured and not available for purchase. Therefore, if you do not have the IE-78210-R-EM, a system upgrade to IE-78240-R or IE-78240-R-A is recommended.



Built-In Software ★

① Fuzzy Inference Development Support System


	A program to support fuzzy knowledge data (fuzzy rules and membership function) input/editing and evaluation (simulation).					
Fuzzy knowledge	Host Machine	os	Supply Medium	Ordering Code		
data creation tool (FE9000)	PC-9800	MS-DOS	5-inch 2HD	μS5A10FE9000		
(1 23000)	series	(Ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FE9000		
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FE9000		
	A program to convert data creation tool to a	-	-			
	Host Machine	os	Supply Medium	Ordering Code		
Translator (FT9080)	PC-9800	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10FT9080		
	series	Ver.3.30C)	3.5-inch 2HD	μS5A13FT9080		
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FT9080		
	A program to execute fuzzy inference. Executes fuzzy inference by linking with the fuzzy knowledge data converted by the translator.					
Fuzzy inference	Host Machine	os	Supply Medium	Ordering Code		
module (FI78k/II)	PC-9800 series	MS-DOS (Ver.3.10 to	5-inch 2HD	μS5A10Fl78K2		
		Ver.3.30C)	3.5-inch 2HD	μS5A13FI78K2		
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10Fl78K2		
	A support software to evaluate and adjust the fuzzy knowledge data at hardware level using an in-circuit emulator.					
Fuzzy debugger	Host Machine	os	Supply Medium	Ordering Code		
(FD78K/II)*	PC-9800 series	MS-DOS	5-inch 2HD	μS5A10FD78K2		
		(Ver.3.10 to Ver.3.30C)	3.5-inch 2HD	μS5A13FD78K2		
	IBM PC / AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10FD78K2		

Under development

When using by connecting with a host machine

Using the IE as stand-alone by connecting with a console

Development Tool Configuration ★



- * 1. It is used when a file is transferred at high speed (down-loading).
 - 2. EV-9200GC-64, EV-9200G-74
 - 3. Only when the IE-78240-R is used
 - 4. The EWS used are HP9000 series 300, SUN4/3900 and EWS-4800/200 series. The EWS cannot be connected to an in-circuit emulator.
 - 5. Not available for purchase

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

QTOP is a trademark of NEC Corporation.

EWS-4800 series and EWS-UX/V are trademarks of NEC Corporation.

MS-DOS is a trademark of MicroSoft Corporation.

PC/AT, PC DOS is a trademark of IBM Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Sun OS is a trademark of Sun Microsystems Corporation.

HP9000 series 300 and HP-UX are trademarks of Hewlett-Packard Company.