

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO

FEATURES

- PC/AT-compatible
- · Enhanced bidirectional line printer port
- · 16-byte FIFO reduces CPU interrupts
- Independent control of transmit, receive, line status and data set interrupts on each channel
- Individual modem control signals for each channel
- Programmable serial interface characteristics for each channel:
 - -5-, 6-, 7- or 8-bit characters
 - Even-, odd- or no-parity bit generation and detection
 - 1, 1 1/2 or 2 stop bit generation
- Three-state TTL drive for the data and control bus on each channel

 Hardware and software compatible with VL16C451 and VL16C451B

DESCRIPTION

The VL16C551 is an enhanced version of the popular VL16C550 asynchronous communications element (ACE). The device serves as a serial input/output interface in microcomputer- or microprocessor-based systems. It performs serial-to-parallel conversion on data characters received from peripheral devices or modems, and parallel-to-serial conversion on data characters transmitted by the CPU. The complete status of the ACE can be read at any time during functional operation by the CPU. The information obtained includes the type and condition of the transfer

operations being performed, and error conditions.


In addition to its communications interface capabilities, the VL16C551 provides the user with a fully bidirectional parallel data port that fully supports the parallel Centronics-type printer. The parallel port, together with the two serial ports, provide PC/AT-compatible computers with a single device to serve the three system ports.

A programmable baud rate generator is included that can divide the timing reference clock input by a divisor between 1 and (2¹⁶ –1).

The VL16C551 is housed in a 68-pin plastic leaded chip carrier.

BLOCK DIAGRAM

PIN DIAGRAM



ORDER INFORMATION

Part Maximum Number Clock Frequency		Package		
VL16C551-QC	8 MHz	Plastic Leaded Chip Carrier (PLCC)		

Note: Operating temperature range is 0°C to +70°C.



SIGNAL DESCRIPTIONS

Signal Name	Pin Number	Signal Type	Signal Description
-RXRDY	9	07	Receiver Ready (active low) - Two types of DMA signalling are available when operating with the FIFO's enabled (bit 0 of the FCR = 1). The mode select is controlled by the status of bit 3 of the FCR.
			Mode 0 - The -RXRDY signal will be active when in FIFO Mode 0 (bit 0 of the FCR = 1, bit 3 of the FCR = 0) and the RCVR FIFO or RCVR holding register contain at least one character. When there are no more characters in the FIFO or holding register, the -RXRDY pin will go inactive. This mode is typically used when single transfer DMA occurs.
			Mode 1 - The –RXRDY pin will go low in the FIFO Mode (bit 0 of the FCR = 1) when bit 3 of the FCR is high and the time-out or trigger levels have been reached. It will go inactive when the FIFO or holding register is empty.
			Mode 1 - The -RXRDY pin will go active in FIFO Mode 1 (bit 0 of the FCR = 1, bit 3 of the FCR = 1) when the time-out or trigger levels have been reached. It will go inactive when the FIFO or holding register is empty. This mode is typically used when continual multiple transfers that fill the FIFO are made.
-TXRDY	22	07	Transmit Ready (active low) - Two types of DMA signalling are available when operating with the FIFO's enabled (bit 0 of the FCR = 1). The mode select is controlled by the status of bit 3 of the FCR.
			Mode 0 - The -TXRDY signal will be active when in FIFO Mode 0 (bit 0 of the FCR = 1, bit 3 of the FCR = 0) and the XMIT FIFO or XMIT holding register contain no characters. When the first character is loaded into the holding register of the XMIT FIFO, -TXRDY will go inactive (high). This mode is typically used when single transfer DMA occurs.
			Mode 1 - The -TXRDY pin will go active in FIFO Mode 1 (bit 0 of the FCR = 1, bit 3 of the FCR = 1) when there are no characters in the XMIT FIFO. When the XMIT FIFO is completely full, -TXRDY will go inactive. This mode is typically used when continual multiple transfers that fill the FIFO are made.
			Note: When the FIFO's are disabled, the VL16C551 is in VL16C450 mode. In this mode, the UARTs mimic FIFO Mode 0, which allows for single DMA transfers only.
-RTS	24	O7	Request To Send output (three-state, active low) - This signal is asserted to indicate the UART is ready to transmit data to an external modem. In half duplex applications, the –RTS line is used to control the transmission direction. The signal is negated on reset.
-DTR	25	07	Data Terminal Ready output (three-state, active low) - This signal is asserted to indicate the UART is ready to receive data. The signal is negated on reset.
SOUT	26	07	Serial Output (three-state, active high) - SOUT is the data output of the UART. This signal is negated whenever the transmitter is disabled, —RES is active, the Transmitter Register is empty, or the UART is in Loop Mode.
-CTS	28	l1	Clear To Send input (active low) - This signal is a status line from the external modem to indicate that it is ready to transmit data. A change in status of this line sets the Delta CTS bit in the Modem Status Register.
-DSR	31	I1	Data Set Ready input (active low)DSR is a status line indicating that the external modem is ready to transfer data to/from the UART. A change in status of this line sets the Delta DSR bit in the Modem Status Register.



SIGNAL DESCRIPTIONS (Cont.)

Signal Name	Pin Number	Signal Type	Signal Description
-DCD	29	11	Data Carrier Detect input (active low) - This signal is used to indicate that the external modem has detected a carrier. A change in this line sets the Delta DCD bit in the Modem Status Register.
–RI	30	l1	Ring Indicator input (active low) - This signal is used to indicate that the telephone ring signal has been detected by an external modem. The modem status register TERI bit is used to indicate that a trailing edge of the Ring Indicator has been detected.
SIN	41	l1	Serial Input (active high) - This is the data input to the UART. This input is ignored when Loop Mode is enabled.
INTO	45	O5	Gated Interrupt Request (three-state, active high output) - This signal is asserted whenever the UART attempts to generate an interrupt. This signal is negated upon an interrupt being serviced. This signal is enabled/three-stated by setting the Interrupt Enable (bit 3) signal in the Modem Control Register. This signal is suitable for directly driving the SIRQ signal on the slot-bus of the PC/AT.
-CS0	32	I 1	Chip Select input (active low) - $-$ CS0 is used to indicate that an access is being made to the UART registers.
–OUT2	60	O4	Output - User defined output for modem control logic that can be set to an active low by programming bit 3 of the Modem Control Register to a high level. This signal is cleared (high) by writing a logic 0 to the –OUT2 bit of the (MCR or whenever a reset occurs. In PC/AT or PS/2® applications, this signal normally indicates that the SIO interrupts have been enabled for system level interrupts.
PARALLEL P	RINTER PORT:		
PD7-PD0	46, 47, 48, 49, 50, 51, 52, 53	IO5	Printer Data port bit 0 - These signals, PD7-PD0 provide a bidirectional eight-bit I/O port usually connected to a printer. These lines are driven when the -PEMD signal is negated (low) or when -PEMD is asserted and the direction control bit is set to 0 (write).
-INIT	57	O4	Printer command Initialize - This signal follows bit 2 of the LPT Port Contro Register. When bit 2 of the LPTPC = 0, -INIT is low. When bit 2 if the LPTPC = 1, -INIT is high.
–AFD	56	O4	Printer command Autofeed - This signal is the inversion of bit 1 of the LPTP or Control Register. When bit 1 of the LPTPC = 0, -AFD is high. When bit 1 of the LPTPC = 1, -AFD is low.
-STB	55	O4	Printer command Data Strobe - This signal is the inversion of bit 0 of the LPT Port Control Register. When bit 0 of the LPTPC = 0, -STB is high. When bit 0 of the LPTPC = 1, -STB is low.
-SLIN	58	O4	Printer command Select - This signal is the inversion of bit 3 of the LPT Por Control Register. When bit 3 of the LPTPC = 0, -SLIN is high. When bit 3 of the LPTPC = 1, -SLIN is low.
-ERR	63	13	Printer status Error - The status of this signal can be determined by reading bit 3 of the LPT Port Status Register. This bit signal follows the state of the -ERR pin.
SLCT	65	13	Printer status Select - The status of this signal can be determined by reading bit 4 of the LPT Port Status Register. This bit signal follows the state of the SLCT pin.





SIGNAL DESCRIPTIONS (Cont.)

Signal Name	Pin Number	Signal Type	Signal Description
BUSY	66	13	Printer status Busy - The status of this signal can be determined by reading bit 7 of the LPT Port Status Register. This signal is the inversion of the BUSY pin.
PE	67	13	Printer status Paper Empty - The status of this signal can be determined by reading bit 5 of the LPT Port Status Register. This signal follows the state of the PE pin.
-ACK	68	13	Printer status Acknowledge - The status of this signal can be determined by reading bit 6 of the LPT Port Status Register. If bit 4 of the LPT Port Control Register is a 1, a low-to-high transition of -ACK will generate an interrupt.
INT2	59	O5	Printer Port Interrupt - This signal is an active high, three-state output, generated by the positive transition of –ACK. It is enabled by bit 4 of the Write Control Register. Upon a reset, the interrupt output will be in the high impedance state.
PEMD	1	I1	Printer Enhancement Mode - When asserted (high), this signal enables the bidirectional printer port capabilities. When negated (low), the printer port is output only (PC/AT-compatible).
-CS2	38	I1	Parallel Port Select inputCS2 is used to indicate that an access is being directed to the printer port registers.
-ENIRQ	43	l1	Parallel Port Interrupt Source Mode Selection - When negated (low), the AT® mode of interrupts is selected. In this mode, the –ACK input is internally connected to the INT2 output. If the –ENIRQ input is tied high, the interrupt source will be held in a latched state until the Status Register is read which will then reset the INT2 output.
COMMON CO	ONTROL SIGNALS	:	
–IOR	37	l1	I/O Read Strobe input (active-low) - Used to drive data from the VL16C551 to the data bus (DB7-DB0). The output data depends on the register selected by the address inputs A2-A0 and the Chip Selects (CS0 for the UART, and CS2 for the printer port).
-low	36	l1	I/O Write Strobe input (active low) - This signal is used to latch data into the VL16C551 from the data bus (DB7-DB0). The input data depends on the register selected by the address inputs A0, A1, A2 and the Chip Selects (CS0 for the UART, and CS2 for the printer port).
DB7-DB0	21, 20, 19, 18, 17, 16, 15, 14	106	Data I/O Bits 7-0 (three-state, active high) - These are lines used to interface to the slot bus. These signals are normally high impedance except during read cycles. Data bit 0 is the least significant bit (LSB) and data bit 7 is the most significant bit (MSB).
A2-A0	33, 34, 35	11	Address line inputs - A2-A0 are used to decode which register is selected during CPU accesses to the VL16C551.
XTAL1	4	l1	Crystal Input 1 or External Clock input - This is used for the UART baud rate generator.
XTAL2	5	l1	Crystal Input 2 - XTAL2 may be tied to VDD, VSS or left open if an external clock source is tied to XTAL1.
-RES	39	l1	Reset input (active low) - This signal is used to force the VL16C551 into an idle state with all serial transfers suspended. The Modem Control Register and Line Status Register are both initialized.





Signal Name	Pin Number	Signal Type	Signal Description						
BDO	44	O7	Bus Drive Output (three-state, active high) - BDO is used to indicate to external octal transceivers that the VL16C551 is driving the data pins. I can be directly connected to the direction pin of a 74LS245.						
-EMODEA	10	13	-EMC	DEB		onfigure the	General P	is used in conj urpose I/O por	
			EMOI A	DE B	GPIN0- GPIN2	GPIO3	GPIO4	GPOUT5- GPOUT7	
			Н	Н	NC	NC	NC	NC	
			Н	L	IN	IN	OUT	OUT	
			L	Н	IN	OUT	OUT	OUT	
			L	L	IN	IN	IN	OUT	
-EMODEB	11	13	Enhar	nced .	Mode Selec	at B input.			
GENERAL PU GPINO	JRPOSE I/O POP 3	R T: I3	via the of the	e –EN Gene or left	MODEA and eral Purpos	I -EMODEI e I/O (GPIC	3 configurat)) Port Regi	s signal if enab ion inputs can ster. It can be at high with no	be read at bit tied to VSS,
GPIN1	6	13	General Purpose Input Port Bit 1 - Read at bit 1 GPIO Port Register if enabled.						
GPIN2	7	13	General Purpose Input Port Bit 2 - Read at bit 2 GPIO Port Register if enabled.						
GPIO3	8	IO5	General Purpose Input/Output Port Bit 3 - This signal can be configured to be an input or an output control bit via the –EMODEA and –EMODEB configuration inputs. If the signal is configured as an output it is initially reset to a 0 (low) state when –RES is asserted. It can be set high by programming bit 3 of the GPIO Port Register to a 1. It will be set low by programming bit 3 to a 0. If configured as an input, it can be read at bit 3 of the GPIO Port. If the bit is changed from an output port to an input port and then subsequently back to an output port, its initial state will always be reset to a logical 0 (low).						
GPIO4	12	105	General Purpose Input/Output Port Bit 4 - Set or read at bit 4 of the GPIO Port.						
GPOUT5	13	04	General Purpose Output Port Bit 5 - This signal is configured as an output control bit via the -EMODEA and -EMODEB configuration inputs. If the signal is configured as an output it is initially reset to a 0 (low) state when -RES is asserted. It can be set high by programming bit 5 of the GPIO Port Register to a 1. It will be set low by programming bit 5 to a 0.						
GPOUT6	54	O4	Gener	al Pu		ut Port Bit 6		s set or cleare	



SIGNAL DESCRIPTIONS (Cont.)

Signal	Pin	Signal	Signal
Name	Number	Type	Description
GPOUT7	62	O4	General Purpose Output Port Bit 7 (MSB) - This bit is set or cleared by writing bit 7 of the GPIO Port Register.

POWER BUSSING:

The power connections to the VL16C551 are split into an internal supply for the logic, and a ring supply for the I/O drivers. Each supply should be individually bypassed with decoupling capacitors.

VDDR	23, 64	Ring Power Supply - +5 V
VDDI	40	Internal Power Supply - +5 V
VSSR	42, 61	Ring Ground
VSS	27	Internal Ground

TEST MODE PINS:

The three test modes which are supported by the VL16C551 are:

In-Circuit The In-circuit Test Mode is selected when -IOW and -IOR are simultaneously taken low when DB1 is low, DB0 is high and TRI is high. This mode is normally used to confirm that the VL16C551B has been physically at-

tached to the printed circuit board.

Three-State The Three-state Test Mode is entered when the TRI input is taken high. This mode is used to control the three-state control of all I/O and output pins. When this mode is selected, all I/O and outputs become high impedance,

allowing board level testers to drive the outputs without overdriving internal buffers.

Each of these test modes are selected by driving a combination of pins into the desired mode.

TRI 2 I4 This pin is used to control the three-state control of all I/O and output pins.

When this pin is asserted, all I/O and outputs become high impedance, allowing board level testers to drive the outputs without overdriving internal buffers. This pin is level sensitive. This pin is pulled down with an internal

resistor that is approximately 5 $k\Omega,$ and is a CMOS input.



SIGNAL LEGEND

mA	Туре	Comments
10	ΠL	
24	TTL	
10	TTL-OD	Open Drain Collector
12	TTL-ODP	Open Drain with 3 kΩ Pull-up
10	TTL-TS	Three-state
24	TTL-TS	Three-state
2	TTL-TS	Three-state
-	TTL	
-	CMOS	
-	TTL	With 20 kΩ Pull-up Resistor
-	CMOS	With 1-5kΩ Pull-down Resistor
10	TTL-TS	Bidirectional, Three-state
24	TTL-TS	Bidirectional, Three-state
10	TTL-OD	Bidirectional, Open drain
24	TTL-OD	Bidirectional, Open drain
12	TTL-TSP	Bidirectional, Three-state
4	TTL-TS	Bidirectional, Three-state
	10 24 10 12 10 24 2 10 24 10 24 10	10 TTL 24 TTL 10 TTL-OD 12 TTL-ODP 10 TTL-TS 24 TTL-TS 2 TTL-TS - TTL - CMOS - TTL - CMOS 10 TTL-TS 10 TTL-TS 10 TTL-OD 24 TTL-OD 12 TTL-TSP

IN-CIRCUIT-TEST DESCRIPTION:

During In-circuit-test (ICT) all of the inputs except TRI and –RES can toggle one or more outputs. This allows for a board level tester to test the solder connections for each signal pin.

The sequence for enabling ICT is as follows:

- 1. Tester drives TRI signal to 1.
- 2. Tester drives DB0=1 and DB1=0.
- 3. Tester pulses -IOR and -IOW low for 100 ns (minimum).
- 4. Tester drives TRI signal to 0 (outputs now enabled).
- 5. VL16C551 is now in ICT mode.

The sequence for disabling ICT is either assertion of the –RES signal or the sequence as follows:

- 1. Tester drives TRI signal to 1.
- 2. Tester drives both DB0 and DB1 to 1 or both to 0.
- 3. Tester pulses -IOR and -IOW low for 100 ns (minimum).
- 4. Tester drives TRI signal to 0 (outputs now enabled).
- 5. VL16C551 is now out of ICT mode.

Functionally ICT can be entered and exited as shown in the ICT Test Timing diagram.





TABLE 1. PIN MAPPING FROM INPUT TO OUTPUT

INPUT			OUTPUT		
Pin	Signal	Туре	Pin	Signal	Туре
	-PEMD	I	8	GPIO3	1/0
3	GPIN0		12	GPIO4	1/0
6	GPIN1	-	13	GPOUT5	0
7	GPIN2	1	24	-RTS	0
10	-EMODEA	1	25	-DTR	0
11	-EMODEB	1	26	SOUT	0
38	-CS2	_	54	GPOUT6	0
28	-CTS	ı	44	BD0	0
29	-DCD	1	45	iNT0	0
30	-RI	I	21 46	DB7 PD7	I/O I/O
31	-DSR	ı	20 47	DB6 PD6	1/O 1/O
32	-CS0	1	19 48	DB5 PD5	I/O I/O
33	A2	I	18 49	DB4 PD4	I/O I/O
34	A1	l	17 50	DB3 PD3	1/O 1/O
35	Ao	1	16 51	DB2 PD2	I/O I/O
36	-IOW	I	15 52	DB1 PD1	I/O I/O
37	-IOR	l	14 53	DB0 PD0	I/O I/O
41	SIN	ı	55	-STB	0
43	-ENIRQ	1	56	–AFD	0
63	–ERR	1	57	-INIT	0
65	SLCT	I	58	-SLIN	0
66	BUSY	I	59	INT2	0
67	PE	ı	60	–OUT2	0
68	-ACK	ı	62	GPOUT7	0

TABLE 2. PINS NOT MAPPED

Pin	Signal	Type
2	TRI	
9	GNDI	GND
22	GNDR	GND
23	VDDR	PWR
27	GNDI	GND
39	-RES	1
40	VDDI	PWR
42	GNDR	GND
61	GNDR	GND
64	VDDR	PWR



REGISTERS

Three types of internal registers are used in the ACE (Control, Status and Data). The control registers are the Bit Rate Select Register DLL (Divisor Latch LSB) and DLM (Divisor Latch MSB), Line Control Register, Interrupt Enable Register, FIFO Control Register and the Modem Control Register. The status registers are the Line Status Registers and the Modem Status

Register. The data registers are the Receiver Buffer Register and the Transmitter Holding Register. The Address, Read, and Write inputs are used in conjunction with the Divisor Latch Access Bit in bit 7 of the Line Control Register to select the register to be written or read (see Table 3). The Transmitter Buffer Register and Receiver Buffer Register are data registers that hold from five to eight bits

of data. If less than eight data bits are transmitted, data is right justified to the LSB. Bit 0 of a data word is always the first serial data bit received and transmitted. The ACE data registers are double-buffered so that read and write operations may be performed when the ACE is performing the parallel-to-serial or serial-to-parallel conversion.

TABLE 3. SERIAL CHANNEL INTERNAL REGISTERS

DLAB	A2	A 1	A0	Mnemonic	Register
0	0	0	0	RBR	Receiver Buffer Register (read-only)
0	0	0	0	THR	Transmitter Holding Register (write-only)
0	0	0	1	IER	Interrupt Enable Register
X	0	1	0	IIR	Interrupt Identification Register (read-only)
X	0	1	0	FCR FIFO Control Register (write-only)	
X	0	1	1	LCR Line Control Register	
X	1	0	0	MCR Modem Control Register	
X	1	0	1	LSR	Line Status Register
X	1	1	0	MSR	Modem Status Register
Χ	1	1	1	SCR Scratch Register	
1	0	0	0	DLL Divisor Latch (LSB)	
1	0	0	1	DLM	Divisor Latch (MSB)


X = "Don't Care"

0 = Logic Low

1 = Logic High

Note: The serial channel is accessed when CS0 is low.





LINE CONTROL REGISTER

The format of the data character is controlled by the Line Control Register. The LCR may be read. Its contents are described below and shown in Figure 1.

Bits 1 and 2 - Word Length Select bit 1. The number of bits in each serial character is programmed as shown in Figure 2.

Bit 2 - Stop Bit Select. This bit specifies the number of stop bits in each transmitted character. The receiver always checks for one stop bit.

Bit 3 - Parity Enable. When bit 3 of the LCR is high, a parity bit between the last data word bit and stop bit is generated and checked.

Bit 4 - Even Parity Select. When enabled a one selects even parity.

Bit 5 - Stick Parity. When parity is enabled (bit 3 of the LCR = 1), bit 5 of the LCR = 1 causes the transmission

and reception of a parity bit to be in the opposite state from the value of bit 4 of the LCR. This forces parity to a known state and allows the receiver to check the parity bit in a known state.

Bit 6 - Break Control. When bit 6 of the LCR is set to a logic 1, the serial output (SOUT) is forced to the spacing (logic 0) state. The Break Control bit acts only on SOUT and does not effect the transmitter logic. If the following sequence is used, no invalid characters will be transmitted because of the break.

- Load all "0"s pad character in response to THRE.
- 2. Set the break in response to the next THRF.
- Wait for the transmitter to be idle (TEMT = 1), then clear the break when the normal transmission has to be restored.

Bit 7 - Divisor Latch Access Bit (DLAB). This bit must be set high (logic 1) to access the Divisor Latches DLL and DLM of the Baud Rate Generator during a read or write operation. Bit 7 of the LCR must be input low (logic 0) to access the Receiver Buffer, the Transmitter Holding, or the Interrupt Enable Registers.


LINE STATUS REGISTER

The Line Status Register (LSR) is a single register that provides status indications.

The Line Status Register shown in Figure 2 is described below:

Bit 0 - Data Ready (DR). Data Ready indicates that the RBR, or FIFO, has been loaded with a received character (including Break) and that the CPU may access this data. This bit is set low by a read of the RBR when in VL16C450 Mode or FIFO Mode 0. When in FIFO

FIGURE 2. LINE STATUS REGISTER



Mode 1, this bit is not set low until the last byte is read (read RBR) from the FIFO.

Bit 1 - Overrun Error (OE). Overrun Error indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, overwriting the previous character. The OE indicator is reset whenever the CPU reads the contents of the Line Status Register.

An overrun error will occur in the FIFO Mode after the FIFO is full and the next character is completely received. The overrun error is detected by the CPU on the first LSR read after it happens. The character in the shift register is not transferred to the FIFO but it is overwritten.

Bit 2 - Parity Error (PE). Parity Error indicates that the received data character does not have the correct parity, as selected by bits 3 and 4 of the LCR. The PE bit is set high upon detection of a parity error, and is reset low when the CPU reads the contents of the LSR.

In the FIFO Mode, the Parity Error is associated with a particular character in the FIFO. Bit 2 of the LSR reflects the

error when the character is at the top of the FIFO.

Bit 3 - Framing Error (FE). Framing Error indicates that the received character did not have a valid stop bit. This bit is set high when the stop bit following the last data bit or parity bit is detected as a zero bit (spacing level). The FE indicator is reset low when the CPU reads the contents of the LSR. In the FIFO Mode, the Framing Error is associated with a particular character in the FIFO. Bit 3 of the LSR reflects the error when the character is at the top of the FIFO.

Bit 4 - Break Interrupt (BI). Break Interrupt is set high when the received data input is held in the spacing (logic 0) state for a full word transmission time (start bit + data bits + parity + stop bits). The BI indicator is reset when the CPU reads the contents of the Line Status Register.

In the FIFO Mode this is associated with a particular character in the FIFO. Bit 4 of the LSR reflects the BI when the break character is at the top of the FIFO. The error is detected by the CPU when its associated character is at the top of the FIFO during the first LSR

read. Only one zero character is loaded into the FIFO when BI occurs.

Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt [priority 1 interrupt in the Interrupt Identification Register (IIR)] when any of the conditions are detected. This interrupt is enabled by setting bit 2 of the IER = 1 in the Interrupt Enable Register.

Bit 5 - Transmitter Holding Register Empty (THRE). THRE indicates that the ACE is ready to accept a new character for transmission. The THRE bit is set high when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. Bit 5 is reset low by the loading of the Transmitter Holding Register by the CPU. Bit 5 is not reset by a CPU read of the LSR. In the FIFO Mode when the XMIT FIFO is empty this bit is set. It is cleared when one byte is written to the XMIT FIFO.

When the THRE interrupt is enabled IER(1), THRE causes a priority 3 interrupt in the IIR. If THRE is the interrupt source indicated in IIR, INTRPT is cleared by a read of the IIR.



Bit 6 - Transmitter Empty (TEMT). TEMT is set high when the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. Bit 6 of the LSR is reset low when a character is loaded into the THR and remains low until the character is transferred out of SOUT. TEMT is not reset low by a CPU read of the LSR. In the FIFO Mode, when both the transmitter FIFO and shift register are empty this bit is set to one.

Bit 7 - This bit is always 0 in the VL16C450 Mode. In FIFO Mode, it is set when at least one of the following data errors is in the FIFO: Parity Error, Framing Error or Break Interrupt indication.

Note: The Line Status Register may be written. However, this function is intended only for factory test. It should be considered READ ONLY by applications software.

FIFO CONTROL REGISTER

This write only register is at the same location as the IIR. It is used to enable and clear the FIFOs, set the trigger level of the RCVR FIFO, and select the type of DMA signaling.

Bit 0 - FIFO Enable. Enables both the XMIT and RCVR FIFOs. Programming of other FCR bits is enabled by setting bit 0 of the FCR = 1. The FIFO's operate in VL16C450 mode when bit 0 of the FCR = 0. All bytes in both FIFOs can be cleared automatically from the FIFOs when changing from FIFO Mode,bit 0 of FCR = 1, to VL16C450 Mode and vice versa.

Bit 1 - RCVR FIFO Reset. This bit clears all bytes in the RCVR FIFO and resets the counter logic to 0 when it is set to a one. It does not clear the receive shift register.

Bit 2 - XMIT FIFO Reset. This bit clears all bytes in the XMIT FIFO and resets the counter logic to 0 when it is set to a one. This does not clear the transmit shift register.

Bit 3 - DMA Mode Select. This bit controls the method of DMA signalling that will be used. If bit 3 of the FCR is a one, the part will operate in Mode 1. It will be in Mode 0 if bit 3 of the FCR is 0. These modes are only valid if bit 0 of the FCR is a one, and it directly affects the operation of the -RXRDY and -TXRDY pins.

Bits 4 and 5 - These two bits are reserved for future use

Bits 6 and 7 - These two bits are used for setting the trigger level for the RCVR FIFO interrupt.

7	6	RCVR FIFO Trigger Level (Bytes)
0	0	01
0	1	04
1	0	08
1	1	14

MODEM CONTROL REGISTER

The Modem Control Register (MCR) controls the interface with the modem or data set as described in Figure 3. MCR can be written and read. The –RTS and –DTR outputs are directly controlled by their control bits in this register. A high input asserts a low (true) at the output pins.

Bit 0 - When bit 0 of the MCR is set high, the -DTR output is forced low. When bit 0 of the MCR is reset low, the -DTR output is forced high. The -DTR output of the serial channel may be input into an inverting line driver in order to obtain the proper polarity input at the modem or data set.

Bit 1 - When bit 1 of the MCR is set high, the –RTS output is forced low. When bit 1 of the MCR is reset low, the –RTS output is forced high. The –RTS

FIGURE 3. MODEM CONTROL REGISTER





FIGURE 4. MODEM STATUS REGISTER



output of the serial channel may be input into an inverting line driver in order to obtain the proper polarity input at the modem or data set.

Bit 2 - Not used in normal operation. It is only seen in Loop-Back mode.

Bit 3 - When bit 3 of the MCR is set high, the -OUT2 output is forced low.

Bit 4 - Bit 4 of the MCR provides a local loopback feature for diagnostic testing of the channel. When bit 4 is set high, Serial Output (SOUT) is set to the marking (logic 1) state, and the receiver data input Serial Input (SIN) is disconnected. The output of the Transmitter Shift Register is looped back into the Receiver Shift Register input. The four modem control inputs (-CTS, -DSR, -DCD, and -RI) are disconnected. The four MCR bits (DTR, RTS, OUT1, and OUT2) are internally connected (in order) to bits 4 through 7 of the MSR. The modem control output pins are forced to their inactive state (high) on the VL16C552.

In the Diagnostic Mode, data transmitted is immediately received. This allows the processor to verify the transmit and receive data paths of the selected serial channel.

Interrupt control is fully operational. However, interrupts are generated by controlling the lower four MCR bits internally. Interrupts are not generated by activity on the external pins represented by those four bits.

Bits 7 through 5 are permanently set to logic 0.

MODEM STATUS REGISTER

The Modem Status Register (MSR) provides the CPU with status of the modem input lines from the modem or peripheral devices. The MSR allows the CPU to read the serial channel modem signal inputs by accessing the data bus interface of the ACE in addition to the current status information, four bits of the MSR indicate whether the modem inputs have changed since the last reading of the MSR. The delta status bits are set high when a control input from the modem changes state, and reset low when the CPU reads the MSR.

The modem input lines are -CTS, -DSR, -RI, and -DCD. Bits 7 through 4 of the MSR are status indications of these lines. A status bit = 1 indicates the input is a low. A status bit = 0 indicates the input is high. If the modem status interrupt in the Interrupt Enable Register is enabled, bit 3 of the IER, an interrupt is generated whenever bits 3 through 0 of the MSR are set to a one. The MSR is a priority 4 interrupt. The contents of the Modem Status Register are described in Figure 4.

Bit 0 - Delta Clear to Send (DCTS). DCTS displays that the -CTS input to the serial channel has changed state since it was last read by the CPU.

Bit 1 - Delta Data Set Ready (DDSR). DDSR indicates that the –DSR input to the serial channel has changed state since the last time it was read by the CPU.

Bit 2 - Trailing Edge of Ring Indicator (TERI). TERI indicates that the -RI input to the serial channel has changed state from low to high since the last time it was read by the CPU. High to low transitions on -RI do not activate TERI.

Bit 3 - Delta Data Carrier Detect (DDCD). DDCD indicates that the –DCD input to the serial channel has changed state since the last time it was read by the CPU.

Bit 4 - Clear to Send (CTS). CTS is the complement of the –CTS input from the modem indicating to the serial channel that the modem is ready to receive data from the serial channel's transmitter output (SOUT). If the serial channel is in Loop Mode (bit 4 of the MCR = 1), bit 4 of the MSR reflects the value of RTS in the MCR.

Bit 5 - Data Set Ready (DSR). DSR is the complement of the –DSR input from the modem to the serial channel which indicates that the modem is ready to provide received data to the serial channel receiver circuitry. If the channel is in the Loop Mode (bit 4 of the MCR = 1), bit 5 of the MSR reflects the value of DTR in the MCR.

Bit 6 - Ring Indicator (RI). RI is the complement of the -RI input (pin 39). If the channel is in the Loop Mode (bit 4 of



the MCR = 1), bit 6 of the MSR reflects the value of -OUT1 in the MCR.

Bit 7 - Data Carrier Detect (DCD). Data Carrier Detect indicates the status of the Data Carrier Detect (–DCD) input. If the channel is in the Loop Mode (bit 4 of the MCR = 1), bit 7 of the MSR reflects the value of –OUT2 in the MCR.

Reading the MSR register will clear the delta modem status indications but has no effect on the other status bits.

For LSR and MSR, the setting of status bits is inhibited during status register read operations. If a status condition is generated during a read –IOR operation, the status bit is not set until the trailing edge of the read.

If a status bit is set during a read operation, and the same status condition occurs, that status bit will be cleared at the trailing edge of the read instead of being set again.

Note: In Loop Back Mode, when Modem Status interrupts are enabled, the -CTS, -DSR, -RI and -DCD input pins are ignored. However, a Modem Status interrupt may still be generated by writing to bits 7 through 4 of the MSR. This is considered a test mode only. Applications software should not write to the MSR.

DIVISOR LATCHES

The ACE serial channel contains a programmable Baud Rate Generator (BRG) that divides the clock (DC to 8 MHz) by any divisor from 1 to 216-1 (see also BRG description). The output of the BRG is referred to as RCLK. The frequency of RCLK is 16x the data rate. The desired divisor number is reached through use of the following equation: [divisor # = clock + (baud rate x 16) = clock + data rate]. Two 8-bit divisor latch registers store the divisor in a 16bit binary format. These Divisor Latch registers must be loaded during initialization. Upon loading either of the Divisor Latches, a 16-bit baud counter is immediately loaded. This prevents long counts on initial load.

The BRG can use any of three different popular frequencies to provide standard baud rates. These frequencies are 1.8432 MHz, 3.072 MHz, and 8 MHz. With these frequencies, standard bit rates from 50 to 512K bps are available. Tables 5, 6, and 7 illustrate the divisors needed to obtain standard rates using

these three frequencies.

SCRATCHPAD REGISTER

Scratchpad Register is an 8-bit Read/ Write register that has no effect on either channel in the ACE. It is intended to be used by the programmer to hold data temporarily.

INTERRUPT IDENTIFICATION REGISTER

In order to minimize software overhead during data character transfers, the serial channel prioritizes interrupts into four levels. The four levels of interrupt conditions are as follows:

- 1. Receiver Line Status (priority 1)
- Received Data Ready (priority 2) or character time-out
- Transmitter Holding Register Empty (priority 3)
- 4. Modem Status (priority 4)

Information indicating that a prioritized interrupt is pending and the type of interrupt is stored in the Interrupt Identification Register (IIR). The IIR indicates the highest priority interrupt pending. The contents of the IIR are indicated in Table 4 and are described as follows:

TABLE 4. INTERRUPT IDENTIFICATION REGISTER

FIFO Mode Only	lde	nterrupt ntificatio legister	on		Inte	rrupt Set and Reset Functions	d Reset Functions			
Bit 3	Bit 2	Bit 1	Bit 0	Priority Level			Interrupt Reset Control			
0	0	0	1	-	None	None	_			
0	1	1	0	First	Receiver Line Status	OE, PE, FE or BI	LSR Read			
0	1	0	0	Second	Received Data Available	Receiver Data Available for 450 or 550 mode, or Trigger Level Reached for FIFO mode.	RBR Read or FIFO Drops Below the Trigger Level			
1	1	0	0	Second	Trigger Change Level Indication	Minimum of One Character in the RCVR FIFO and No Character Input or Removed During a Time Period Depending on How Many Characters are in FIFO and What the Trigger Level is Set at (3.5 to 4.5 character times*.)	RBR Read			
						* The exact time will be [(word length) x 7 - 2] x 8 + [(trigger level - number of characters) x 8 +1] RCLKS.				
0	0	1	0	Third	THRE	THRE	Read of IIR or THR Write			
0	0	0	0	Fourth	Modem Status	-CTS, -DSR, -RI or -DCD	MSR Read			



Bit 0 - Used to indicate whether an interrupt is pending. When bot 0 of the IIR is low, an interrupt is pending.

Bits 1 and 2 - Used to identify the highest priority interrupt pending as indicated in Table 4.

Bit 3 - This bit is always logic 0 when in the VL16C450 Mode. This bit is set along with bit 2 when in the FIFO Mode and a trigger change level interrupt is pending.

Bits 4 and 5 - These two bits are always logic 0.

Bits 6 and 7 - Bit 0 of the FCR = 1 sets these two bits.

INTERRUPT ENABLE REGISTER

The Interrupt Enable Register (IER) is used to independently enable the four serial channel interrupt sources which activate the interrupt (INT) output. All interrupts are disabled by resetting bits 3 through 0 of the IER. Interrupts are enabled by setting the appropriate bits of the IER high. Disabling the interrupt system inhibits the Interrupt Identification Register and the active (high) INT output. All other system functions operate in their normal manner, including the setting of the Line Status and Modem Status Registers. The contents of the IIER is described in Table 9 and following:

Bit 0 - When set to one, bit 0 of the IER enables the Received Data Available interrupt and the timeout interrupts in the FIFO Mode.

Bit 1 - When set to one, bit 1 of the IER enables the Transmitter Holding Register Empty interrupt.

Bit 2 - When set to one, bit 2 of the IER enables the Receiver Line Status interrupt.

Bit 3 - When set to one, bit 3 of the IER enables the Modern Status Interrupt.

Bits 4 through 7 - These four bits of the IER are logic 0.

MASTER RESET

After power up, the ACE –RES input should be held low for five microseconds to reset the ACE circuits to an idle mode until initialization. A low on –RES causes the following:

- Initializes the transmitter and receiver internal clock counters.
- Clears the Line Status Register (LSR), except for Transmitter Shift Register Empty (TEMT) and Transmit Holding Register Empty (THRE), which are set. The Modem Control Register (MCR) is also cleared. All of the discrete lines, memory elements and miscellane-

ous logic associated with these register bits are also cleared or turned off. The Line Control Register (LCR), Divisor Latches, Receiver Buffer Register, Transmitter Buffer Register are not effected.

Following the removal of the reset condition (reset low), the ACE remains in the idle mode until programmed.

A hardware reset of the ACE sets the THRE and TEMT status bit in the LSR. When interrupts are subsequently enabled, an interrupt occurs due to THRE.

A summary of the effect of a reset on the ACE is given in Table 8.

PROGRAMMING

The serial channel of the ACE is programmed by the control registers LCR, IER, DLL and DLM, MCR and FCR. These control words define the character length, number of stop bits, parity, baud rate, and modem interface.

While the control register can be written in any order, the IER should be written last because it controls the interrupt enables. Once the serial channel is programmed and operational, these registers can be updated any time the ACE serial channel is not transmitting or receiving data.



FIFO INTERRUPT MODE OPERATION

The following RCVR interrupts will occur when the RCVR FIFO and receive interrupts enabled. All interrupts reflect the byte at the top of the FIFO. The interrupt descriptions are in order of their priority. The first description is the highest priority.

- 1. IIR = 01 indicates that there are no interrupts pending.
- 2. IIR = 06 (Receive Line Status interrupt) indicates that the byte at the top of the FIFO has some sort of error in it (OE, PE, FE, or BI). This interrupt is cleared by reading the LSR. Reading the LSR also tells the user which one of the errors is in that byte.
- 3. The IIR will equal an 04 when received data is available in the RCVR FIFO. In Mode 0, this occurs when a complete character is transferred from the receiver shift register to the RCVR FIFO. In Mode 1, the Receiver FIFO must be filled at or above the trigger level with data. This interrupt is cleared by reading the data from the RBR, until it either is empty (Mode 0) or the amount of data in it is less than the trigger level (Mode 1). The 0 bit of the

LSR, when it is 1, says that the data in the top byte in the RCVR FIFO is available. When the FIFO is emptied by reading the Receive Buffer Register, bit 0 of the LSR is reset to a zero.

The Trigger Level Change interrupt (IIR = 0C) description is found in the following section. It has the same priority as the Receiver Data Available interrupt (IIR = 04).

- A. If the following conditions exist, a FIFO trigger change level interrupt will occur.
- Minimum of one character in FIFO
- Last received serial character was longer than 3.5 to 4.5 continuous previous character times (if two stop bits are programmed, the second one is included in the time delay). Once 3.5 character times have been met and no accesses have been made to the FIFO, the trigger level matches the number of FIFO characters, the trigger change level interrupt will be returned to its original programmed value.
- The last CPU read of the FIFO was more than 3.5 to 4.5 continuous character times ago. At 300 baud and 12-bit characters, the FIFO time-out interrupt causes a latency of 160ms

- maximum from received character to interrupt issued.
- B. By using the RCLK input for a clock signal, the character times can be calculated. (The delay is proportional to the baud rate.)
- C. The trigger change level timer is reset after the CPU reads the RCVR FIFO or after a new character is received when there has been no trigger change level interrupt.
- D. A trigger change level interrupt is cleared and the timer is reset when the CPU reads a character from the RCVR FIFO.
- 4. IIR = 02 (THRE interrupt) indicates that the Transmit Holding Register (THR) is empty. This interrupt is cleared by either writing a byte to the THR or by reading the IIR.
- 5. IIR = 00 (Modem Status interrupt) indicates that there has been some change in the status of the modem. This interrupt is cleared by reading the MSR, which also tells the user what type of status change occured.

XMIT interrupts will occur as follows when the transmitter and XMIT FIFO

TABLE 5. BAUD RATES (1.8432 MHz CLOCK)

		-
Baud Rate Desired	Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	0.000
300	384	1 =
600	192	
		_
1200	96	
1800	64	
2000	58	0.69
2400	48	_
3600	32	<u> </u>
4800	24	_
7200	16	_
9600	12	
19200	6	_
38400	3	_
56000	2	2.86

TABLE 6. BAUD RATES (3.072 MHz CLOCK)

Baud Rate Desired	Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	3840	_
75	2560	_
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	
600	320	_
1200	160	-
1800	107	0.312
2000	96	_
2400	80	<u> </u>
3600	53	0.628
4800	40	_
7200	27	1.23
9600	20	
19200	10	-
38400	5	



interrupts are enabled (bit 0 of the FCR = 1, bit 1 of the IER = 1)

1. The XMIT FIFO empty indications will be delayed one character time minus the last stop bit time whenever the following occurs:

THRE = 1 and there have not been a minimum of two bytes at the same time in XMIT FIFO, since the last THRE = 1.

2. When the transmitter FIFO is empty, the THR interrupt (IIR = 02) occurs. The

interrupt is cleared as soon as the transmitter holding register is written to or the IIR is read.

When bit 0 of the FCR is enabled, an interrupt does not occur immediately if enabled (IER = 1). The first XMIT interrupt occurs due to the conditions stated in 1 and 2 above only after data has first been entered into the XMIT FIFO.

RCVR FIFO trigger level and character trigger change level interrupts have the

same priority as the transmitter FIFO empty.

FIFO POLLED MODE OPERATION:

Resetting bits 0 through 3 of the IER to zero, with bit 0 of the FCR = 1, puts the ACE into the FIFO Polled Mode. Since the RCVR and XMITER are controlled separately, either or both can be in the Polled Mode.

In the FIFO Polled Mode, there is no time-out condition indicated or trigger level reached. The RCVR and XMIT FIFOs still have the capability of holding characters, however.

TABLE 7. BAUD RATES (8 MHz CLOCK)

	,	
Baud Rate Desired	Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	1000	_
75	6667	0.005
110	4545	0.010
134.5	3717	0.013
150	3333	0.010
300	1667	0.020
600	833	0.040
1200	417	0.080
1800	277	0.080
2000	250	
2400	208	0.160
3600	139	0.080
4800	104	0.160
7200	69	0.644
9600	52	0.160
19200	26	0.160
38400	13	0.160
56000	13 9 4	0.790 2.344
128000	2	2.344
256000	1	2.400
512000	<u> </u>	2.400

TABLE 8. MASTER RESET

Register/Signal	Reset Control	Reset
Interrupt Enable Register	Reset	All Bits Low (0-3 Forced and 4-7 Permanent)
Interrupt Identification	Reset	Bit 0 is High, Bits 1 and 2 Low
Register		Bits 3-7 Are Permanently Low
Line Control Register	Reset	All Bits Low
Modem Control Register	Reset	All Bits Low
FIFO Control Register	Reset	All Bits Low
Line Status Register	Reset	All Bits Low, Except Bits 5 and 6 Are High
Modem Status Register	Reset	Bits 0-3 Low
•	}	Bits 4-7 Input Signal
SOUT	Reset	High
Intrpt (RCVR Errs)	Read LSR/Reset	Low
Intrpt (RCVR Data Ready)	Read RBR/Reset	Low
Intrpt (THRE)	Read IIR/Write THR/Reset	Low
Introt (Modern Status Changes)	Read MSR/Reset	Low
–ou⊤2	Reset	High
-RTS	Reset	High
–DTR	Reset	High
-OUT1	Reset	High



TABLE 9. SERIAL CHANNEL ACCESSIBLE REGISTERS

	Register			Re	egister Bit N	lumber			
Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	RBR (Read Only)	Data Bit 7 (MSB)	Data Bit 6	Data Bit 5	Data Bit 4	Data Bit 3	Data Bit 2	Data Bit 1	Data Bit 0 (LSB)
0	THR (Write Only)	Data Bit 7	Data Bit 6	Data Bit 5	Data Bit 4	Data Bit 3	Data Bit 2	Data Bit 1	Data Bit 0
0*	DLL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1*	DLM	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
1	IER	О	0	O	0	(EMSI) Enable Modem Status Interrupt	(ELSI) Enable Receiver Line Status Interrupt	(EHREI) Enable Transmitter Holding Register Empty Interrupt	(ERDAI) Enable Received Data Available Interrupt
2	FCR (Write Only)	RCVR Trigger (MSB)	RCVR Trigger (LSB)	Reserved	Reserved	DMA Mode Select	XMIT FIFO Reset	RCVR FIFO Reset	FIFO Enable
2	IIR (Read Only)	FIFOs Enabled**	FIFOs Enabled**	0	0	Interupt ID Bit (2)**	Interrupt ID Bit (1)	Interrupt ID Bit (0)	"0" If Interrupt Pending
3	LCR	(DLAB) Divisor Latch Access Bit	Set Break	Stick Parity	(EPS) Even Parity Select	(PEN) Parity Enable	(STB) Number of Stop Bits	(WLSB1) Word Length Select Bit 1	(WLSB0) Word Length Select Bit 0
4	MCR	0	o	0	Loop	Out 2	Reserved	(RTS) Request To Send	(DTR) Data Terminal Ready
5	LSR	Error in RCVR FIFO**	(TEMT) Transmitter Empty	(THRE) Transmitter Holding Register Empty	(BI) Break Interrupt	(FE) Framing Error	(PE) Parity Error	(OE) Overrun Error	(DR) Data Ready
6	MSR	(DCD) Data Carrier Detect	(RI) Ring Indicator	(DSR) Data Set Ready	(CTS) Clear to Send	(DDCD) Delta Data Carrier Detect	(TERI) Trailing Edge Ring Indicator	(DDSR) Delta Data Set Ready	(DCTS) Delta Clear to Send
7	SCR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

^{*} DLAB = 1

^{**}These bits are always 0 in the VL16C450 Mode.



PARALLEL PORT REGISTERS

The VL16C551's parallel port interfaces the device to a Centronics-style printer. When Chip Select 2 (–CS2) is low, the parallel port is selected. Table 10 shows the registers associated with this parallel port. The read or write function of the register is controlled by the state of the read (–IOR) and write (–IOW) pin as shown. The Read Data Register allows the microprocessor to read the information on the parallel bus.

The Read Status Register allows the microprocessor to read the status of the printer in the five most significant bits. The status bits are Printer Busy (–BSY), Acknowledge (–ACK) which is a handshake function, Paper Empty (PE), Printer Selected (SLCT), and Error (–ERR). The Read Control Register allows the state of the control lines to be read. The Write Control Register sets the state of the control lines.

They are Interrupt Enable (PIRQEN), Select In (SLIN), Initialize the Printer (–INIT), Autofeed the Paper (AFD), Strobe (STB), which informs the printer of the presence of a valid byte on the parallel bus. The Write Data Register allows the microprocessor to write a byte to the parallel bus.

The parallel port is completely compatible with the parallel port implementation used in the IBM Serial/Parallel Adaptor.

TABLE 10. PARALLEL PORT REGISTERS

Register	Register	r bits						_
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Status (Read Only)	-BSY	-ACK	PE	SLCT	-ERR	PIRQ	1	1
Control	1	1	DIR	PIRQEN	SLIN	-INIT	AFD	STB

TABLE 11. PARALLEL PORT REGISTER SELECT

Control	Pins	Register Selected	
-CS2	A1	A 0	
0	0	0	Read Data
0	0	1	Read Status
0	1	0	Read Control
0	1	1	Invalid
0	0	0	Write Data



LINE PRINTER PORT

The Line Printer Port (LPT) contains the functionality of the port included in the VL16C452, but offers a hardware programmable Extended Mode, controlled by the Printer Enhancement Mode (–PEMD) pin. This enhancement is the addition of a Direction Control Bit, and an Interrupt Status Bit.

Reg 0 - Line Printer Data Register: The Line Printer (LPT) port is either output-only or bidirectional, depending on the state of the Extended Mode pin and Data Direction Control bits.

Compatibility Mode (-PEMD pin = 0): Reads to the Line Printer Data (LPD) register and returns the last data that was written to the port. Write operations immediately output data to the PD7-PD0 pins.

Extended Mode (—PEMD pin = 1): Read operations return either the data last written to the LPD Register if the direction bit is set to write (low) or the data that is present on PD7-PD0 if the direction is set to read (high). Writes to the LPD register latch data into the output register, but only drive the LPT port when the direction bit is set to write.

The table below summarizes the possible combinations of Extended Mode and the direction control bit.

-PEMD	DIR	PD0-PD7 Function
0	Х	PC/AT Mode - Output
1	0	PS/2 Mode - Output
1	1	PS/2 Mode - Input

Reg 1 Read - Line Printer Status Register:

The Line Printer Status (LPS) Register is a read-only register that contains interrupt and printer status of the LPT connector pins. In the table below (in the default column), are the values of each bit in the case of the printer being disconnected from the port. The bits are described as follows:

Bit	Description	Default
0	Reserved	1
1	Reserved	1
2	PIRQ	1
3	-ERR	1
4	SLCT	1
5	PE	1
6	-ACK	1
7	-BSY	0_

Bits 0 and 1 - Reserved. Read as ones.

Bit 2 - Printer Interrupt (-PIRQ, active low) Status bit, when set (low) indicates that the printer has acknowledged the previous transfer with a ACK handshake (bit 4 of the Control Register must be set to 1). The bit is set to zero on the active to inactive transition of the -ACK signal. This bit is set to a one after a read from the status port. The default (power on reset) value for this bit is one.

Bit 3 - Error (–ERR, active low) Status bit corresponds to –ERR input.

Bit 4 - Select (SLCT) Status bit corresponds to SLCT input.

Bit 5 - Paper Empty (PE) Status bit corresponds to PE input.

Bit 6 - Acknowledge (-ACK, active low) Status bit corresponds to -ACK input.

Bit 7 - Busy (-BSY, active low) Status bit corresponds to BUSY input.

Reg 2 - Line Printer Control Register: The Line Printer Control (LPC) register is a read/write port that is used to control the PD7-PD0 direction and drive the Printer Control lines. Write operations set or reset these bits, while read operations return the state of the last write operation to this register. The bits in this register are defined as follows:

Bit	Description				
0	STB				
1	AFD				
2	-INIT				
3	SLIN				
4	PIRQ EN				
5	DIR (write only)				
6	Reserved (1)				
7	Reserved (1)				

Bit 0 - Printer Strobe (STB) Control bit; when one, the -STB signal is asserted on the LPT interface; when zero, the signal is negated.

Bit 1 - Auto Feed (AFD) Control bit; when one, the –AFD signal will be asserted on the LPT interface; when zero, the signal is negated.

Bit 2 - Initialize Printer (—INIT) Control bit; when one, the —INIT signal is negated; when zero, the —INIT signal is asserted on the LPT interface.

Bit 3 - Select Input (SLIN) Control bit; when one, the SLCT signal is asserted on the LPT interface; when zero, the signal is negated.

Bit 4 - Interrupt Request Enable (PIRQ EN) Control bit; when one, enables interrupts from the LPT port whenever a low to high transition of –ACK occurs; when zero, disables interrupts.

Bit 5 - Direction (DIR) Control bit (only used when -PEMD is high); when one, the output buffers in the LPT port are disabled allowing data driven from external sources to be read from the LPT port.

GPIO - General Purpose I/O Register: The General Purpose I/O (GPIO) Register is an additional register in the VL16C551 which is used to control the general purpose I/O signals. This register can be accessed when –CS2 is asserted low, A0 and A1 are high and the enhanced mode control signals have configured the GPIO signals. Reads to those bits programmed as outputs will return the state of the last write operation to that bit. Writes to those bits programmed as inputs will not have any affect. The bits in the register are defined as follows:

Bit	Description
0	GPIN0
1	GPIN1
2	GPIN2
3	GPIO3
4	GPIO4
5	GPOUT5
6	GPOUT6
7	GPOUT7



AC CHARACTERISTICS: TA = 0°C to +70°C, VDD = 5 V ±5%

Symbol	Parameter	Min	Max	Units	Conditions
tDIW	-IOR Strobe Width	125		ns	
tRC	Read Cycle Delay	125		ns	
RC	Read Cycle = tAR(1) + tDIW + tRC	280		ns	Note 3
tDD	-IOR to Drive Disable Delay		40	ns	100 pF Load (Note 2)
tDDD	Delay from -IOR to Data		110	ns	100 pF Load (Note 2)
tDW	Data valid width		100	ns	100 pF Load (Note 2)
tDOW	-IOW Strobe Width	100		ns	
tWC	Write Cycle Delay	150		ns	
WC	Write Cycle = tAW + tDOW = tWC	280		ns	
tDS	Data Setup Time	30		ns	
tDH	Data Hold Time	25		ns	
tRA	Address Hold Time from -IOR	20		ns	Note 1
tRCS	Chip Select Hold Time from -IOR	20		ns	Note 1
tAR	Set up from Address to -IOR	30		ns	Note 1
tCSR	Set up from Chip Selects to -IOR	25		ns	Note 1
tWA	Address Hold Time from -IOW	20		ns	Note 1
tWCS	Chip Select Hold Time from -IOW	20		ns	Note 1
tAW	Set up from Address to -IOW	30		ns	Note 1
tCSW	Chip Select Hold Time from -IOW	25		ns	Note 1
tMRW	Master Reset Pulse Width	5		μs	
tXH	Duration of Clock High Pulse	55		ns	External Clock (8 MHz Max.)
tXL	Duration of Clock Low Pulse	55		ns	External Clock (8 MHz Max.)
	<u> </u>			-	

Notes: 1. The internal address strobe is always active.

^{2.} VOL, VOH and the external loading determine the charge and discharge time.

^{3.} In FIFO Mode RC = 425 ns (min.) between reads of the receiver FIFO and the status registers (IIR or LSR).



AC CHARACTERISTICS (Cont.): TA = 0°C to + 70°C, VDD = 5 V ±5%

Symbol	Parameter	Min	Max	Units	Conditions	
Transmit	Transmitter					
tHR1	Delay from Rising Edge of -IOW (WR THR) to Reset Interrupt		175	ns	100 pF Load	
tIRS	Delay from Initial INTR Reset to Transmit Start	0	16	-BAUDOUT CYCLES		
tSI	Delay from Initial Write to Interrupt	8	24	-BAUDOUT CYCLES	Note 1	
tSTI	Delay from Start Bit Low to Interrupt (THRE) High	8	8	-BAUDOUT CYCLES	Note 1	
tIR	Delay from -IOR (RD IIR) to Reset Interrupt (THRE)		250	ns	100 pF Load	
tSXA	Delay from Start to -TXRDY Active		8	-BAUDOUT CYCLES	100 pF Load	
tWXI	Delay from Write to -TXRDY Inactive		195	ns	100 pF Load	
Modem (Control					
tMDO	Delay from -IOW (WR MCR) to Output		200	ns	100 pF Load	
tSIM	Delay to Set Interrupt from Modem Input		250	ns	100 pF Load	
tRIM	Delay to Reset Interrupt from -IOR (RD MSR)		250	ns	100 pF Load	
Receiver						
tSCD	Delay from RCLK to Sample Time		2	μs		
tSINT	Delay from Stop to Set Interrupt		1	RCLK	Note 2	
tRINT	Delay from –IOR (RD RBR/RD LSR) to Reset Interrupt		1	μs	100 pF Load	
TRXI	Delay from -RDRBR to -RXRDY Inactive	290		ns		

Notes: 1. If the Transmitter Interrupt Delay is active, this delay will be lengthened by one character time, minus the last stop bit time.

3. Baudout cycle defined as per Baud Rate Generator section.

^{2.} The receiver data available indication, the overrun error indication, the trigger level interrupts and the active –RXRDY indication will be delayed three RCLKs in the FIFO Mode bit 0 of the (FCR = 1). After the first byte has been received status indicators (PE, FE, BI) will be delayed three RCLKs. These indicators will be updated immediately for any further bytes received after RDRBR goes inactive. There are eight RCLK delays for trigger change level interrupts.



FIGURE 5. READ CYCLE TIMING




FIGURE 6. WRITE TIMING








FIGURE 7. MODEM TIMING







Note 1: Start bit is sampled 2 times to ensure start is valid.



FIGURE 9. RECEIVER READY (PIN 29)-MODE 0





FIGURE 10. RECEIVER READY (PIN 29)-MODE 1



Notes: 1. This is the reading of the last byte in the FIFO.

2. If bit 0 of the FCR = 1, then tSINT = 3 RCLKs. For a trigger change level interrupt, tSINT = 8 RCLKs.

FIGURE 11. TRANSMITTER TIMING







FIGURE 12. TRANSMITTER READY (PIN 24)-MODE 0



Notes: 1. This is the reading of the last byte in the FIFO.

2. If bit 0 of the FCR = 1, then tSINT = 3 RCLKs. For a trigger change level interrupt, tSINT = 8 RCLKs.

FIGURE 13. TRANSMITTER READY (PIN 24)-MODE 1




FIGURE 14. RCVR FIFO FIRST BYTE (This sets RDR.)






FIGURE 15. RCVR FIFO REMAINING BYTES (RDR is already set.)





FIGURE 16. ICT TEST



Note: ICT Mode is set by an illegal combination of –IOR, –IOW, DB1 and DB0, while TRI is asserted. ICT Mode can be reset by either the –RES pin or the same combination but with DB0 and DB1 set = 0 or 1.



FIGURE 17. TEST CIRCUIT





FIGURE 18. BASIC CONFIGURATION







ABSOLUTE MAXIMUM RATINGS

Ambient Operating

Temperature

-10°C to +70°C

Storage Temperature -65°C to +150°C

Supply Voltage to

Ground Potential -0.5 V to VDD +0.3 V

Applied Output

Voltage

-0.5 V to VDD +0.3 V

Applied Input

Voltage

-0.5 V to +7.0 V

Power Dissipation

500 mW

Stresses above those listed may cause permanent damage to the device.
These are stress ratings only. Functional operation of this device at these or any other conditions above those

indicated in this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DC CHARACTERISTICS: TA = 0°C to +70°C, VDD = 5 V ±5%

Symbol	Parameter	Min	Max	Units	Conditions
VILX	XTAL Input Low Voltage	-0.5	0.8	V	
VIHX	XTAL Input High Voltage	VDD -0.8	VDD	٧	
VIL	Input Low Voltage	-0.5	0.8	٧	
VIH	Input High Voltage	2.0	VDD	٧	
VOL	Output Low Voltage		0.4	٧	IOL = 4.0 mA on DB7-DB0 IOL = 12 mA on PD7-PD0 IOL = 10 mA on -INIT, -AFD, -STB, and -SLIN (see Note 1) IOL = 2.0 mA on all other outputs
VOH	Output High Voltage	2.4		٧	IOH = -0.4 mA on DB7-DB0 IOH = -2.0 mA on PD7-PD0 IOH = -0.2 mA on all other outputs
IDD	Power Supply Current		50	mA	No loads on SIN0,1; -DSR0,1; -DCD0,1; -CTS0,1RI0, -RI1 = 2.0 V. Other inputs = 0.8 V. Baud rate generator = 8 MHz. Baud rate = 56K
IIL	Input Leakage		±10	μА	VSS = 0 V. All other pins floating.
IOZ	3-State Leakage		±20	μА	VSS = 0 V. VOUT = 0 V, 5.25 V 1) Chip deselected 2) Chip and write mode selected

Note 1: Open drain pads used. Volt not tested, as it is dependant upon external pull-up value.



PACKAGE OUTLINE: 68-PIN PLASTIC LEADED CHIP CARRIER (PLCC)



NOTES:

- 1. Lead Finish: Matte tin plate or solder plated.
- 2. Leadframe Material: Copper
- 3. Tolerance to be +/- .005 (0.127).
- 4. Dimensions are in inches and (metric).
- 5. Molded plastic dimension does not include end flash burr which is .010 (0.254) max. all 4 sides.
- 6. Spacing to be maintained between formed lead and molded plastic along full length of lead.
- 7. Maximum co-planarity not to exceed .006 inch.

VLSI CORPORATE OFFICES

CORPORATE HEADQUARTERS • COMMUNICATIONS PRODUCTS DIVISION AND SPECIAL PRODUCTS DIVISION VLSi Technology, Inc. • 1109 McKay Drive • San Jose, CA 95131 • 408-434-3100

PERSONAL COMPUTER PRODUCTS DIVISION AND GOVERNMENT PRODUCTS DIVISION VLSI Technology, Inc. • 8375 South River Parkway • Tempe, AZ 85284 • 602-752-8574

VLSI SUBSIDIARY

VLSI SALES OFFICES AND TECH CENTERS

ARIZONA

8375 South River Parkway Tempe A7 85284 602-752-6450 FAX 602-752-6001

CALIFORNIA

1110 Ringwood Court San Jose, CA 95131 408-922-5200 FAX 408-922-5252 Mail:

1109 McKay Drive San Jose, CA 95131

6345 Balboa Blvd., Building 1, Suite 100 Encino, CA 91316 818-609-9981 FAX 818-609-0535

30 Corporate Park Stes. 100-102 Irvine, CA 92714 714-250-4900

FAX 714-250-9041

FLORIDA

2200 Park Central N., Ste. 600 Pompano Beach, FL 33064 305-971-0404 FAX 305-971-2086

GEORGIA

3200 Peachtree Industrial Blvd. Duluth, GA 30136 404-476-8574 FAX 404-476-3790

BULINOIS

3100 Higgins Rd., Ste. 155 Hoffman Estates, IL 60195 708-884-0500 FAX 708-884-9394

MARYLAND

8424 Veterans Highway Millersville, MD 21108 301-987-8777 FAX 301-987-4489

MASSACHUSETTS

261 Ballardvale St Wilmington, MA 01887 508-658-9501 FAX 508-657-6420

NEW JERSEY

311C Enterprise Dr Plainsboro, NJ 08536 609-799-5700 FAX 609-799-5720

NORTH CAROLINA

1000 Park Forty Plaza, Ste. 300 Durham, NC 27713 919-544-1891/92 FAX 919-544-6667

TEXAS

850 E. Arapaho Rd., Ste. 270 Richardson, TX 75081 FAX 214-669-1413

WASHINGTON

405 114th Ave. SE, Ste. 300 Bellevue, WA 98004 206-453-5414 FAX 206-453-5229

FRANCE

2, Allee des Garays F-91124 Palaiseau Cedex France 1-69 93 26 00 FAX 1-64 47 04 80

CERMANY Rosenkavalierplatz 10 D-8000 Muenchen 81 Germany 89-92795-0

FAX 89-92795-145 HONG KONG Shui On Centre 1504-07

6-8 Harbour Road Wanchai, Hong Kong 852-802-7755 FAX 852-802-7959

ITAI Y

Italia S.R.L Centro Direzionale Colleoni Palazzo Cassiopeia, 3 I-20041 Argrate Brianza (MI) 39-6056791 FAX 39-6056808

JAPAN

Shuwa-Kioicho TBR Bidg., #101 Kojimachi 5-7, Chiyoda-Ku Tokyo, Japan 102 03-3239-5211 FAX 03-3239-5215

Shinsaibashi MID Bldg., 7F Minami Senha 3-2-29 Chuo-ku, Osaka, 542, Japan 06-243-6041 FAX 06-243-6960

TAIWAN

Unit 7, 7th Floor, Lotus Bldg. 136 Jen-Ai Rd., Section 3 Taipei, Taiwan, R.O.C. 886-2-325-4422

FAX 886-2-325-4411 UNITED KINGDOM

486-488 Midsummer Blvd. Saxon Gate West, Central Milton Keynes, MK9 2EQ United Kingdom 09 08/66 75 95 FAX 09 08/67 00 27

VLSI SALES OFFICES

ALABAMA

2614 Artie St., Ste. 36 Huntsville, AL 35805 205-539-5513 FAX 205-536-8622

CONNECTICUT

850 North Main St., Bldg. 1, 2C Wallingford, CT 06492 203-265-6698 FAX 203-265-3653

FLORIDA

5955 T. G. Lee Blvd., Ste. 170 Orlando, FL 32822 407-240-9604 FAX 407-855-2595

MINNESOTA

5831 Cedar Lake Rd. St. Louis Park, MN 55416 612-545-1490 FAX 612-545-3489

NEW YORK

820 Cross Keys Office Park Fairport, NY 14450 716-223-0590 FAX 716-425-1112

OHIO

4 Commerce Park Square 23200 Chagrin Blvd., Ste.600 Cleveland, OH 44122 216-292-8235 FAX 216-464-7609

ORECOM 10300 S.W. Greenburg Rd., Ste 478

1865 Lundy Avenue • San Jose, CA 95131 • 408-433-4880

Portland, OR 97223 503-244-9882 FAX 503-245-0375

TEXAS 9600 Great Hills Trail,

Ste. 150W Austin, TX 78759 512-343-8191 FAX 512-343-2759

JAPAN

COMPASS DESIGN AUTOMATION, INC.

Shuwa-Kioicho Park Bldg., #503 Kioicho 3-6, Chiyoda-Ku Tokyo, Japan 102 03-3262-0850

FAX 03-3262-0881 SINGAPORE

20 Jalan Afifi #04-01 Cisco Centre Singapore 1440 65-742-2314 FAX 65-742-1768

VLSI AUTHORIZED DESIGN CENTERS

COLORADO

SIS MICROELECTRONICS, INC. Longmont, 303-776-1667

ILLINOIS ASIC DESIGNS

Naperville, 708-717-5841

MAINE

QUADIC SYSTEMS, INC. South Portland, 207-871-8244

PENNSYLVANIA

INTEGRATED CIRCUIT SYSTEMS, INC. King of Prussia, 215-265-8690

CANADA

PACIFIC MICROELECTRONICS CENTRE British Columbia, 604-293-5755

EIRE AND U.K. PA TECHNOLOGY Herts, 76-261222

SYMBIONICS

Cambridge, 223-421025 FRANCE

CETIA Toulon Cedex, 9-42-12005

SOREP Chateaubourg, 99-623955

INDIA

ARCUS TECHNOLOGY LTD Bangalore, 91-812-217307

JAPAN

ADC CORPORATION Tokyo, 03-3492-1251 LSI SYSTEMS, INC. Kanagawa, 0462-29-3220

Tokyo, 03-5566-2141 KOREA

ANAM VLSI DESIGN CENTER Seoul, 82-2-553-2106

NIPPON STEEL CORPORATION

NORWAY

Oslo, 47-2360677/8

VLSI SALES REPRESENTATIVES

ARIZONA

LUSCOMBE ENGINEERING Scottsdale, 602-949-9333

CALIFORNIA

CENTAUR CORP Irvine, 714-261-2123 Calabasas, 818-591-1655 EMERGING TECHNOLOGY San Jose, 408-263-9366 Cameron Park, 916-676-4387

COLORADO

LUSCOMBE ENGINEERING Longmont, 303-772-3342

INAHO

EMERGING TECHNOLOGY Boise, 208-378-4680 IOWA

SELTEC SALES Cedar Rapids, 319-364-7660

RANSAS

ELECTRI-REP Overland Park, 913-649-2168

MICHIGAN APPLIED DATA MANAGEMENT Ann Arbor, 313-741-8558

Ypsilanti, 313-485-2974 MISSOURI

ELECTRI-REP St. Louis, 314-993-4421

NEW YORK

bbd ELECTRONICS Rochester, 716-425-4101

APPLIED DATA MANAGEMENT Cincinnati, 513-579-8108

OREGON

ELECTRA TECHNICAL SALES Beaverton, 503-643-5074

UTAH

LUSCOMBE ENGINEERING Salt Lake City, 801-565-9885

WASHINGTON

ELECTRA TECHNICAL SALES Kirkland, 206-821-7442

AUSTRALIA

GEORGE BROWN GROUP Adelaide, 61-8-352-2222 Brisbane, 61-7-252-3876 Melbourne, 61-3-878-8111 Newcastie, 61-49-69-6399 Perth, 61-9-362-1044

Sydney, 61-2-638-1888

CANADA DAVETEK MARKETING, INC. British Columbia, 604-430-3680 HHR ELECTRO REP Ontario, 519-651-1050 Quebec, 514-739-7054

HONG KONG

LESTINA INTERNATIONAL, LTD Tsimshatsui, 852-7351736

RDT ELECTRONICS ENG. LTD Tel-Aviv, 23-4832119 SINGAPORE

DYNAMIC SYSTEMS PTE, LTD Singapore, 65-742-1986

TAIWAN PRINCETON TECH CORP. Taipei, 886-2-917-8856

WEIKENG INDUSTRIAL CO. Taipei, 886-2-776-3998

THAILAND TRON ELECTRONICS CO. LTD Bangkok, 66-2589863

VLSI DISTRIBUTORS United States represented by

ARROW/SCHWEBER except where noted

ALABAMA Huntsville, 205-837-6955

ARIZONA Phoenix, 602-431-0030

CALIFORNIA

CALIFORNIA Arrow Pacific, 408-432-7171 Los Angeles, 818-880-9686 Orange County, 714-838-5422 San Diego, 619-565-4800 San Francisco, 408-441-9700

COLORADO Denver, 303-799-0258 CONNECTICUT

Wallingford, 203-265-7741

FLORIDA North Florida, 407-333-9300

South Florida, 305-429-8200

GEORGIA Atlanta, 404-497-1300

ILLINOIS Chicago, 708-250-0500

INDIANA

Indianapolis, 317-299-2071 IOWA.

Cedar Rapids, 319-395-7230 KANSAS

Kansas City, 913-541-9542

MARYLAND Baltimore, 301-596-7800

MASSACHUSETTS Boston, 508-658-0900

MICHIGAN

Detroit, 313-462-2290 MINNESOTA

Minnesota, 612-941-5280

MISSOURI St. Louis, 314-567-6888 **NEW JERSEY**

Philadelphia, 609-596-8000 North Jersey, 201-227-7880 NEW YORK

Rochester, 716-427-0300 Metro, 516-231-1000 NORTH CAROLINA

Raleigh, 919-876-3132 OHIO

Dayton, 513-435-5563 Cleveland, 216-248-3990

OKLAHOMA Tuisa, 918-252-7537

OREGON ALMC/ARROW Portland, 503-629-8090

PENNSYLVANIA Pittsburgh, 412-963-6807

TEXAS Austin, 512-835-4180 Dallas, 214-380-6464 Houston, 713-530-4700

Salt Lake City, 801-973-6913

WASHINGTON ALMC/ARROW Seattle, 206-643-9992

Spokane, 509-924-9500 WISCONSIN

Milwaukee, 414-792-0150 AUSTRIA

THOMAS NEUROTH Wien, 222-825645 BELGIUM/LUXEMBURG

MICROTRON Mechelen, 215-212223

CANADA ARROW/SCHWEBER Montreal, 514-421-7411 Ottawa, 613-226-6903

Toronto, 416-670-7769 Vancouver, 604-421-2333 SEMAD

Calgary, 403-252-5664 Markham, 416-475-8500 Montreal, 514-694-0860 Ottawa, 613-727-8325

British Columbia, 604-420-9889 DENMARK

DELCO Lynge, 45 42-189533

ENGLAND HAWKE COMPONENTS

Bramley, NR Basingstoke 256-880800 KUDOS-THAME LTD Berks, 734-351010

QUARNDON ELECTRONICS Derby, 332-32651

FINLAND COMDAX Helsinki, 80-670277

FRANCE ASAP s.a. Montigny-le-Bretonneux, 1-30438233

GERMANY DATA MODUL GmbH Muenchen, 89-560170

BIT-ELECTRONIC AG Muenchen, 89-4180070

ITALY INTER-REP S.P.A

Torino, 11-2165901 JAPAN ASAHLGLASS CO. LTD. Tokyo, 03-3218-5854

TOKYO ELECTRON, LTD Tokyo, 03-3340-8111 TOMEN ELECTRONICS Tokyo, 03-3506-3650

NETHERLANDS TME Aa Heeswiik-Dinther.

4139-8895

PUERTO RICO ISLA CARIBE ELECTRO SALES Guaynabo, 809-720-4430

SWEDEN TRACO AR Farsta, 8-930000 SPAIN AND PORTUGAL

SEMICONDUCTORES s.a. Barcelona, 3-21723 40 SWITZERLAND DECTRO SWISS AG Zuerich, 1-3868600

12/91

The information contained in this document has been carefully checked and is believed to be reliable. However, VLSI Technology, Inc. (VLSI) makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it. VLSI does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark, copyright, mask work right or other rights of third parties, and no patent or other license is implied hereby. This document does not in any way extend VLSI's warranty on any product beyond that set forth in its standard terms and conditions of sale. VLSI Technology, Inc. reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.

LIFE SUPPORT APPLICATIONS: VLSI's products are not intended for use as critical components in life support appliances, devices, or systems in which the failure of a VLSI product to perform could be expected to result in personal injury. © 1991 VLSI Technology, Inc. Printed in U.S.A 195551-001 5.5m 12/91

VLSI Technology, Inc. • 8375 South River Parkway • Tempe, AZ 85284 • 602-752-8574