

**Z8536 Military** T-52-33-05  
**CIO Counter/Timer and  
Parallel I/O Unit****Zilog****Military  
Electrical  
Specification**

July 1985

**FEATURES**

- Two independent 8-bit, double-buffered, bidirectional I/O ports plus a 4-bit special-purpose I/O port. I/O ports feature programmable polarity, programmable direction (Bit mode), "pulse catchers," and programmable open-drain outputs.
- Four handshake modes, including 3-Wire (like the IEEE-488).
- REQUEST/WAIT signal for high-speed data transfer.
- Flexible pattern-recognition logic, programmable as a 16-vector interrupt controller.
- Three independent 16-bit counter/timers with up to four external access lines per counter/timer (count input, output, gate, and trigger), and three output duty cycles (pulsed, one-shot, and square-wave), programmable as retriggerable or nonretriggerable.
- Easy to use since all registers are read/write.

**GENERAL DESCRIPTION**

The Z8536 CIO Counter/Timer and Parallel I/O element is a general-purpose peripheral circuit, satisfying most counter/timer and parallel I/O needs encountered in system designs. This versatile device contains three I/O ports and three counter/timers. Many programmable options tailor its configuration to specific applications. The use of the device is simplified by making all internal registers (command,

status, and data) readable and (except for status bits) writable. In addition, each register is given its own unique internal address, so that any register can be accessed in two operations. All data registers can be directly accessed in a single operation. The CIO is easily interfaced to all popular microprocessors.

TIMING

T-52-33-05

**Read Cycle.** At the beginning of a read cycle, the CPU places an address on the address bus. Bits  $A_0$  and  $A_1$  specify a CIO register; the remaining address bits and status information are combined and decoded to generate a Chip Enable ( $\overline{CE}$ ) signal that selects the CIO. When Read ( $\overline{RD}$ ) goes Low, data from the specified register is gated onto the data bus.

**Write Cycle.** At the beginning of a write cycle, the CPU places an address on the data bus. Bits  $A_0$  and  $A_1$  specify a CIO register; the remaining address bits and status information are combined and decoded to generate a Chip Enable ( $\overline{CE}$ ) signal that selects the CIO. When  $\overline{WR}$  goes Low, data placed on the bus by the CPU is strobed into the specified CIO register.




Figure 1. Read Cycle Timing




Figure 2. Write Cycle Timing

**Interrupt Acknowledge.** The CIO pulls its Interrupt Request ( $\overline{INT}$ ) line Low, requesting Interrupt service from the CPU. If an Interrupt Pending (IP) bit is set and Interrupts are enabled. The CPU responds with an Interrupt Acknowledge cycle. When Interrupt Acknowledge ( $\overline{INTACK}$ ) goes true and the IP is set, the CIO forces Interrupt Enable Out (IEO) Low,

disabling all lower priority devices in the Interrupt daisy chain. If the CIO is the highest priority device requesting service (IEI is High), It places its Interrupt vector on the data bus and sets the Interrupt Under Service (IUS) bit when Read ( $\overline{RD}$ ) goes Low.




Figure 3. Interrupt Acknowledge Timing

**ABSOLUTE MAXIMUM RATINGS**

T-52-33-05

Guaranteed by characterization/design.

Voltages on all pins with respect  
 to ground ..... -0.3V to +7V  
 Operating Case Temperature ..... -55°C to +125°C  
 Storage Temperature Range ..... -65°C to +150°C  
 Absolute Maximum Power Dissipation ..... 1.2 W

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**STANDARD TEST CONDITIONS**


The DC Characteristics and Capacitance sections listed below apply for the following standard test conditions, unless otherwise noted.

Military Operating Temperature Range (T<sub>C</sub>)  
 -55°C to +125°C


Standard Military Test Condition  
 +4.5V ≤ V<sub>CC</sub> ≤ +5.5V

All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

All ac parameters assume a load capacitance of 50 pf max.



Standard Test Load



Open-Drain Test Load

**DC CHARACTERISTICS**

Symbol	Parameter	Min	Max	Unit	Condition
V <sub>IH</sub>	Input High Voltage	2.2 <sup>a</sup>	V <sub>CC</sub> + 0.3 <sup>c</sup>	V	
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>c</sup>	0.8 <sup>a</sup>	V	
V <sub>OH</sub>	Output High Voltage	2.4 <sup>a</sup>		V	I <sub>OH</sub> = -250 μA
V <sub>OL</sub>	Output Low Voltage		0.4 <sup>a</sup>	V	I <sub>OL</sub> = +2.0 mA
			0.5 <sup>b</sup>	V	I <sub>OL</sub> = +3.2 mA
I <sub>IL</sub>	Input Leakage		±10.0 <sup>a</sup>	μA	0.4 ≤ V <sub>IN</sub> ≤ +2.4 V
I <sub>OL</sub>	Output Leakage		±10.0 <sup>a</sup>	μA	0.4 ≤ V <sub>OUT</sub> ≤ +2.4 V
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		200 <sup>a</sup>	mA	

V<sub>CC</sub> = 5 V ± 5% unless otherwise specified, over specified temperature range.

Parameter Test Status:

- <sup>a</sup> Tested
- <sup>b</sup> Guaranteed
- <sup>c</sup> Guaranteed by characterization/design

**CAPACITANCE**

Symbol	Parameter	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		10 <sup>b</sup>	pf
C <sub>OUT</sub>	Output Capacitance		15 <sup>b</sup>	pf
C <sub>I/O</sub>	Bidirectional Capacitance		20 <sup>b</sup>	pf

f = 1 MHz, over specified temperature range.

Unmeasured pins returned to ground.

Parameter Test Status:

- <sup>a</sup> Tested
- <sup>b</sup> Guaranteed
- <sup>c</sup> Guaranteed by characterization/design

## AC CHARACTERISTICS

T-52-33-05

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
1	TcPC	PCLK Cycle Time	250 <sup>a</sup>	4000 <sup>a</sup>	165 <sup>a</sup>	4000 <sup>a</sup>	
2	TwPCh	PCLK Width (High)	105 <sup>b</sup>	2000 <sup>a</sup>	70 <sup>a</sup>	2000 <sup>a</sup>	
3	TwPCI	PCLK Width (Low)	105 <sup>b</sup>	2000 <sup>a</sup>	70 <sup>a</sup>	2000 <sup>a</sup>	
4	TrPC	PCLK Rise Time		20 <sup>b</sup>		10 <sup>a</sup>	
5	TfPC	PCLK Fall Time		20 <sup>b</sup>		15 <sup>b</sup>	
6	TsIA(PC)	$\overline{\text{INTACK}}$ to PCLK $\uparrow$ Setup Time	100 <sup>b</sup>		100 <sup>b</sup>		
7	ThIA(PC)	$\overline{\text{INTACK}}$ to PCLK $\uparrow$ Hold Time	0 <sup>b</sup>		0 <sup>b</sup>		
8	TsIA(RD)	$\overline{\text{INTACK}}$ to $\overline{\text{RD}}$ $\downarrow$ Setup Time	200 <sup>b</sup>		200 <sup>b</sup>		
9	ThIA(RD)	$\overline{\text{INTACK}}$ to $\overline{\text{RD}}$ $\downarrow$ Hold Time	0 <sup>b</sup>		0 <sup>b</sup>		
10	TsIA(WR)	$\overline{\text{INTACK}}$ to $\overline{\text{WR}}$ $\downarrow$ Setup Time	200 <sup>b</sup>		200 <sup>b</sup>		
11	ThIA(WR)	$\overline{\text{INTACK}}$ to $\overline{\text{WR}}$ $\downarrow$ Hold Time	0 <sup>b</sup>		0 <sup>b</sup>		
12	TsA(RD)	Address to $\overline{\text{RD}}$ $\downarrow$ Setup Time	80 <sup>a</sup>		80 <sup>a</sup>		
13	ThA(RD)	Address to $\overline{\text{RD}}$ $\downarrow$ Hold Time	0 <sup>b</sup>		0 <sup>b</sup>		
14	TsA(WR)	Address to $\overline{\text{WR}}$ $\downarrow$ Setup Time	80 <sup>a</sup>		80 <sup>a</sup>		
15	ThA(WR)	Address to $\overline{\text{WR}}$ $\downarrow$ Hold Time	0 <sup>b</sup>		0 <sup>b</sup>		
16	TsCEI(RD)	$\overline{\text{CE}}$ Low to $\overline{\text{RD}}$ $\downarrow$ Setup Time	0 <sup>a</sup>		0 <sup>a</sup>		1
17	TsCEh(RD)	$\overline{\text{CE}}$ High to $\overline{\text{RD}}$ $\downarrow$ Setup Time	100 <sup>b</sup>		70 <sup>b</sup>		1
18	ThCE(RD)	$\overline{\text{CE}}$ to $\overline{\text{RD}}$ $\downarrow$ Hold Time	0 <sup>a</sup>		0 <sup>a</sup>		1
19	TsCEI(WR)	$\overline{\text{CE}}$ Low to $\overline{\text{WR}}$ $\downarrow$ Setup Time	0 <sup>a</sup>		0 <sup>a</sup>		
20	TsCEh(WR)	$\overline{\text{CE}}$ High to $\overline{\text{WR}}$ $\downarrow$ Setup Time	100 <sup>b</sup>		70 <sup>b</sup>		
21	ThCE(WR)	$\overline{\text{CE}}$ to $\overline{\text{WR}}$ $\downarrow$ Hold Time	0 <sup>a</sup>		0 <sup>a</sup>		
22	TwRDI	$\overline{\text{RD}}$ Low Width	390 <sup>b</sup>		250 <sup>b</sup>		1
23	TdRD(DRA)	$\overline{\text{RD}}$ $\downarrow$ to Read Data Active Delay	0 <sup>b</sup>		0 <sup>b</sup>		
24	TdRD(DR)	$\overline{\text{RD}}$ $\downarrow$ to Read Data Valid Delay		255 <sup>b</sup>		180 <sup>b</sup>	
25	TdRD <sub>r</sub> (DR)	$\overline{\text{RD}}$ $\uparrow$ to Read Data Not Valid Delay	0 <sup>b</sup>		0 <sup>b</sup>		
26	TdRD(DRz)	$\overline{\text{RD}}$ $\uparrow$ to Read Data Float Delay		70 <sup>b</sup>		45 <sup>b</sup>	2
27	TwWRI	$\overline{\text{WR}}$ Low Width	390 <sup>b</sup>		250 <sup>b</sup>		
28	TsDW(WR)	Write Data to $\overline{\text{WR}}$ $\downarrow$ Setup Time	0 <sup>b</sup>		0 <sup>b</sup>		
29	ThDW(WR)	Write Data to $\overline{\text{WR}}$ $\downarrow$ Hold Time	0 <sup>b</sup>		0 <sup>b</sup>		
30	Trc	Valid Access Recovery Time	1000 <sup>b*</sup>		650 <sup>b</sup>		3
31	TdPM(INT)	Pattern Match to $\overline{\text{INT}}$ Delay (Bit Port)		2 + 800 <sup>b</sup>		2 <sup>b</sup>	6
32	TdACK(INT)	ACKIN to $\overline{\text{INT}}$ Delay (Port with Handshake)		10 + 600 <sup>b</sup>		10 <sup>b</sup>	4, 6
33	TdCI(INT)	Counter Input to $\overline{\text{INT}}$ Delay (Counter Mode)		2 + 700 <sup>b</sup>		2 <sup>b</sup>	6
34	TdPC(INT)	PCLK to $\overline{\text{INT}}$ Delay (Timer Mode)		3 + 700 <sup>b</sup>		3 <sup>b</sup>	6
35	TsIA(RDA)	$\overline{\text{INTACK}}$ to $\overline{\text{RD}}$ $\downarrow$ (Acknowledge) Setup Time	350 <sup>b</sup>		250 <sup>b</sup>		5

## NOTES:

- [1] Parameter does not apply to Interrupt Acknowledge transactions.  
 [2] Float delay is measured to the time when the output has changed 0.5 V with minimum ac load and maximum dc load.  
 [3] Trc is the specified number or 3 TcPC, whichever is longer.  
 [4] The delay is from  $\overline{\text{DAV}}$   $\downarrow$  for 3-Wire Input Handshake. The delay is from DAC  $\uparrow$  for 3-Wire Output Handshake.  
 [5] The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from  $\overline{\text{INTACK}}$   $\downarrow$  to  $\overline{\text{RD}}$   $\downarrow$  must be greater than the sum of TdIA(IEO) for the highest priority peripheral, TsIE(RDA) for the lowest priority peripheral, and TdIE(IEO) for each peripheral separating them in the chain.

[6] Units are equal to TcPC plus ns.

\* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".

† Units in nanoseconds (ns), except as noted.

## Parameter Test Status:

- a Tested  
 b Guaranteed  
 c Guaranteed by characterization/design  
 d Parameter not tested, not guaranteed

## AC CHARACTERISTICS (Continued)

T-52-33-05

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
36	TWRDA	$\overline{RD}$ (Acknowledge) Width	350 <sup>b</sup>		250 <sup>b</sup>		
37	TdRDA(DR)	$\overline{RD}$ ↓ (Acknowledge) to Read Data Valid Delay		250 <sup>b</sup>		180 <sup>b</sup>	
38	TdIA(IEO)	$\overline{INTACK}$ ↓ to IEO ↓ Delay		350 <sup>b</sup>		250 <sup>b</sup>	5
39	TdIEI(IEO)	IEI to IEO Delay		150 <sup>b</sup>		100 <sup>b</sup>	5
40	TsIEI(RDA)	IEI to $\overline{RD}$ ↓ (Acknowledge) Setup Time	100 <sup>b</sup>		70 <sup>b</sup>		5
41	ThIEI(RDA)	IEI to $\overline{RD}$ ↑ (Acknowledge) Hold Time	100 <sup>b</sup>		70 <sup>b</sup>		
42	TdRDA(INT)	$\overline{RD}$ ↓ (Acknowledge) to $\overline{INT}$ ↑ Delay		600 <sup>b</sup>		600 <sup>b</sup>	

## NOTES:

- [1] Parameter does not apply to Interrupt Acknowledge transactions.  
 [2] Float delay is measured to the time when the output has changed 0.5 V with minimum ac load and maximum dc load.  
 [3] Trc is the specified number or 3 TcPC, whichever is longer.  
 [4] The delay is from  $\overline{DAV}$  ↓ for 3-Wire Input Handshake. The delay is from DAC ↑ for 3-Wire Output Handshake.  
 [5] The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from  $\overline{INTACK}$  ↓ to  $\overline{RD}$  ↓ must be greater than the sum of TdIA(IEO) for the highest priority peripheral, TsIEI(RDA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.

[6] Units are equal to TcPC plus ns.

\* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".


† Units in nanoseconds (ns), except as noted.

## Parameter Test Status:


- a Tested  
 b Guaranteed  
 c Guaranteed by characterization/design  
 d Parameter not tested, not guaranteed

CPU INTERFACE TIMING


T-52-33-05




INTERRUPT TIMING




INTERRUPT ACKNOWLEDGE TIMING




STROBED HANDSHAKE



INTERLOCKED HANDSHAKE



3-WIRE HANDSHAKE



## AC CHARACTERISTICS

T-52-33-05

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
1	TsDI(ACK)	Data Input to $\overline{\text{ACKIN}}$ ↓ Setup Time	0 <sup>b</sup>		0 <sup>b</sup>		
2	ThDI(ACK)	Data Input to $\overline{\text{ACKIN}}$ ↓ Hold Time— Strobed Handshake	500 <sup>d</sup>		d		
3	TdACKI(RFD)	$\overline{\text{ACKIN}}$ ↓ to RFD ↓ Delay	0 <sup>b</sup>		0 <sup>b</sup>		
4	TwACKI	$\overline{\text{ACKIN}}$ Low Width—Strobed Handshake	250 <sup>d</sup>		d		
5	TwACKh	$\overline{\text{ACKIN}}$ High Width—Strobed Handshake	250 <sup>d</sup>		d		
6	TdRFDr(ACK)	RFD ↑ to $\overline{\text{ACKIN}}$ ↓ Delay	0 <sup>b</sup>		0 <sup>b</sup>		
7	TsDO(DAV)	Data Out to $\overline{\text{DAV}}$ ↓ Setup Time	25 <sup>b</sup>		20 <sup>b</sup>		1
8	TdDAVr(ACK)	$\overline{\text{DAV}}$ ↓ to $\overline{\text{ACKIN}}$ ↓ Delay	0 <sup>b</sup>		0 <sup>b</sup>		
9	ThDO(ACK)	Data Out to $\overline{\text{ACKIN}}$ ↓ Hold Time	2 <sup>b</sup>		2 <sup>b</sup>		2
10	TdACK(DAV)	$\overline{\text{ACKIN}}$ ↓ to $\overline{\text{DAV}}$ ↓ Delay	2 <sup>b</sup>		2 <sup>b</sup>		2
11	THDI(RFD)	Data Input to RFD ↓ Hold Time— Interlocked Handshake	d		d		
12	TdRFDI(ACK)	RFD ↓ to $\overline{\text{ACKIN}}$ ↑ Delay Interlocked Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
13	TdACKr(RFD)	$\overline{\text{ACKIN}}$ ↑ ( $\overline{\text{DAV}}$ ↑) to RFD ↑ Delay— Interlocked and 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
14	TdDAVr(ACK)	$\overline{\text{DAV}}$ ↑ to $\overline{\text{ACKIN}}$ ↑ (RFD ↑)— Interlocked and 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
15	TdACK(DAV)	$\overline{\text{ACKIN}}$ ↑ (RFD ↑) to $\overline{\text{DAV}}$ ↓ Delay— Interlocked and 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
16	TdDAVr(DAC)	$\overline{\text{DAV}}$ ↓ to DAC ↑ Delay— Input 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
17	ThDI(DAC)	Data Input to DAC ↑ Hold Time— 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
18	TdDACOr(DAV)	DAC ↑ to $\overline{\text{DAV}}$ ↑ Delay—Input 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
19	TdDAVr(DAC)	$\overline{\text{DAV}}$ ↑ to DAC ↓ Delay—Input 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
20	TdDAVOr(DAC)	$\overline{\text{DAV}}$ ↓ to DAC ↑ Delay—Output 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		
21	ThDO(DAC)	Data Output to DAC ↑ Hold Time— 3-Wire Handshake	2 <sup>b</sup>		2 <sup>b</sup>		2
22	TdDACIr(DAV)	DAC ↑ to $\overline{\text{DAV}}$ ↑ Delay—Output 3-Wire Handshake	2 <sup>b</sup>		2 <sup>b</sup>		2
23	TdDAVOr(DAC)	$\overline{\text{DAV}}$ ↑ to DAC ↓ Delay—Output 3-Wire Handshake	0 <sup>b</sup>		0 <sup>b</sup>		

## NOTES:

[1] This time can be extended through the use of deskew timers.

[2] Units equal to TcPC.

\* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".


† Units in nanoseconds (ns), except as noted.

## Parameter Test Status:

- a Tested
- b Guaranteed
- c Guaranteed by characterization/design
- d Parameter not tested, not guaranteed

COUNTER/TIMER

( T-52-33-05 )



AC CHARACTERISTICS

Counter/Timer

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
1	TcCI	Counter Input Cycle Time	500 <sup>b</sup>		330 <sup>b</sup>		
2	TCIh	Counter Input High Width	230 <sup>b</sup>		150 <sup>b</sup>		
3	TWCII	Counter Input Low Width	230 <sup>b</sup>		150 <sup>b</sup>		
4	TfCI	Counter Input Fall Time		20 <sup>b</sup>		15 <sup>b</sup>	
5	TrCI	Counter Input Rise Time		20 <sup>b</sup>		15 <sup>b</sup>	
6	TsTI(PC)	Trigger Input to PCLK ↓ Setup Time (Timer Mode)	150 <sup>d</sup>			d	1
7	TsTI(CI)	Trigger Input to Counter Input ↓ Setup Time (Counter Mode)	150 <sup>d</sup>			d	1
8	TwTI	Trigger Input Pulse Width (High or Low)	200 <sup>d</sup>			d	
9	TsGI(PC)	Gate Input to PCLK ↓ Setup Time (Timer Mode)	100 <sup>d</sup>			d	1
10	TsGI(CI)	Gate Input to Counter Input ↓ Setup Time (Counter Mode)	100 <sup>d</sup>			d	1
11	ThGI(PC)	Gate Input to PCLK ↓ Hold Time (Timer Mode)	100 <sup>d</sup>			d	1
12	ThGI(CI)	Gate Input to Counter Input ↓ Hold Time (Counter Mode)	100 <sup>d</sup>			d	1
13	TdPC(CO)	PCLK to Counter Output Delay (Timer Mode)		475 <sup>d</sup>		d	
14	TdCI(CO)	Counter Input to Counter Output Delay (Counter Mode)		475 <sup>d</sup>		d	

NOTES:

[1] These parameters must be met to guarantee trigger or gate are valid for the next counter/timer cycle.

\* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".


† Units in nanoseconds (ns).

Parameter Test Status:

- a Tested
- b Guaranteed
- c Guaranteed by characterization/design
- d Parameter not tested, not guaranteed

REQUEST/WAIT TIMING

T-52-33-05



AC CHARACTERISTICS

REQUEST/WAIT Timing

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
1	TdRD(REQ)	$\overline{RD} \downarrow$ to REQ $\downarrow$ Delay		500 <sup>b</sup>		d	
2	TdRD(WAIT)	$\overline{RD} \downarrow$ to $\overline{WAIT} \downarrow$ Delay		500 <sup>b</sup>		d	
3	TdWR(REQ)	$\overline{WR} \downarrow$ to REQ $\downarrow$ Delay		500 <sup>b</sup>		d	
4	TdWR(WAIT)	$\overline{WR} \downarrow$ to $\overline{WAIT} \downarrow$ Delay		500 <sup>b</sup>		d	
5	TdPC(REQ)	PCLK $\downarrow$ to REQ $\uparrow$ Delay		300 <sup>b</sup>		d	
6	TdPC(WAIT)	PCLK $\downarrow$ to $\overline{WAIT} \uparrow$ Delay		300 <sup>b</sup>		d	
7	TdACK(REQ)	$\overline{ACKIN} \downarrow$ to REQ $\uparrow$ Delay		8 + 1000 <sup>b</sup>		d	1, 2
8	TdACK(WAIT)	$\overline{ACKIN} \downarrow$ to $\overline{WAIT} \uparrow$ Delay		10 + 600 <sup>b</sup>		d	1, 2

NOTES:

[1] The delay is from  $\overline{DAV} \downarrow$  for 3-Wire Input Handshake. The delay is from DAC  $\uparrow$  for 3-Wire Output Handshake.

[2] Units equal to TcPC + ns.

\* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".


† Units in nanoseconds (ns), except as noted.

Parameter Test Status:

- a Tested
- b Guaranteed
- c Guaranteed by characterization/design
- d Parameter not tested, not guaranteed

RESET TIMING

T-52-33-05



AC CHARACTERISTICS


Reset Timing

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
1	TdRD(WR)	Delay from RD ↑ to WR ↓ for No Reset	50 <sup>b</sup>		50 <sup>b</sup>		
2	TdWR(RD)	Delay from WR ↑ to RD ↓ for No Reset	50 <sup>b</sup>		50 <sup>b</sup>		
3	TwRES	Minimum Width of RD and WR both Low for Reset	250 <sup>a</sup>		250 <sup>a</sup>		

\* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".  
 † Units in nanoseconds (ns).

Parameter Test Status:  
 a Tested  
 b Guaranteed  
 c Guaranteed by characterization/design  
 d Parameter not tested, not guaranteed

MISCELLANEOUS PORT TIMING



AC CHARACTERISTICS

Port Timing

Number	Symbol	Parameter	4 MHz		6 MHz		Notes*†
			Min	Max	Min	Max	
1	TrI	Any Input Rise Time		100 <sup>b</sup>		100 <sup>b</sup>	
2	TfI	Any Input Fall Time		100 <sup>b</sup>		100 <sup>b</sup>	
3	Tw1's	1's Catcher High Width	250 <sup>b</sup>		170 <sup>b</sup>		1
4	TwPM	Pattern Match Input Valid (Bit Port)	750 <sup>b</sup>		500 <sup>b</sup>		
5	TsPMD	Data Latched on Pattern Match Setup Time (Bit Port)	0 <sup>b</sup>		0 <sup>b</sup>		
6	ThPMD	Data Latched on Pattern Match Hold Time (Bit Port)	1000 <sup>b</sup>		650 <sup>b</sup>		

NOTES:  
 [1] If the input is programmed inverting, a Low-going pulse of the same width will be detected.  
 \* All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".  
 † Units in nanoseconds (ns).

Parameter Test Status:  
 a Tested  
 b Guaranteed  
 c Guaranteed by characterization/design

## PIN DESCRIPTION

T-52-33-05

**A<sub>0</sub>-A<sub>1</sub>.** *Address Lines (Input).* These two lines are used to select the register involved in the CPU transaction: Port A's Data register, Port B's Data register, Port C's Data register, or a control register.

**CE.** *Chip Enable (Input, active Low).* A Low level on this Input enables the CIO to be read from or written to.

**D<sub>0</sub>-D<sub>7</sub>.** *Data Bus (bidirectional 3-state).* These eight data lines are used for transfers between the CPU and the CIO.

**IEI.** *Interrupt Enable In (Input, active High).* IEI is used with IEO to form an Interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

**IEO.** *Interrupt Enable Out (output, active High).* IEO is High only if IEI is High and the CPU is not servicing an interrupt from the requesting CIO or is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

**INT.** *Interrupt Request (output, open-drain, active Low).* This signal is pulled Low when the CIO requests an interrupt.

**INTACK.** *Interrupt Acknowledge (Input, active Low).* This input indicates to the CIO that an Interrupt Acknowledge cycle is in progress. INTACK must be synchronized to PCLK, and it must be stable throughout the Interrupt Acknowledge cycle.

**PA<sub>0</sub>-PA<sub>7</sub>.** *Port A I/O lines (bidirectional, 3-state, or open-drain).* These eight I/O lines transfer information between the CIO's Port A and external devices.

**PB<sub>0</sub>-PB<sub>7</sub>.** *Port B I/O lines (bidirectional, 3-state, or open-drain).* These eight I/O lines transfer information between the CIO's Port B and external devices. May also be used to provide external access to Counter/Timers 1 and 2.

**PC<sub>0</sub>-PC<sub>3</sub>.** *Port C I/O lines (bidirectional, 3-state, or open-drain).* These four I/O lines are used to provide handshake, WAIT, and REQUEST lines for Ports A and B or to provide external access to Counter/Timer 3 or access to the CIO's Port C.

**PCLK.** *Peripheral Clock (Input, TTL-compatible).* This is the clock used by the internal control logic and the counter/timers in timer mode. It does not have to be the CPU clock.

**RD\*.** *Read (Input, active Low).* This signal indicates that a CPU is reading from the CIO. During an Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the data bus if the CIO is the highest priority device requesting an interrupt.

**WR\*.** *Write (Input, active Low).* This signal indicates a CPU write to the CIO.

\*When RD and WR are detected Low at the same time (normally an illegal condition), the CIO is reset.

PACKAGE PINOUTS

T-52-33-05




Figure 4. Pin Functions




Figure 5. 40-Pin Dual-In-Line Package (DIP) Pin Assignments





Figure 6. 44-Pin Chip Carrier, Pin Assignments

**MIL-STD-883 MILITARY PROCESSED PRODUCT**

**T-52-33-05**

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

**Zilog Military Product Flow**



**Table I**  
**MIL-STD-883 Class B Screening Requirements**  
**Method 5004**

T-52-33-05

Test	Mil-Std-883 Method	Test Condition	Requirement
Internal Visual	2010	Condition B	100%
Stabilization Bake	1008	Condition C	100%
Temperature Cycle	1010	Condition C	100%
Constant Acceleration (Centrifuge)	2001	Condition E or D <sup>(Note 1)</sup> , Y <sub>1</sub> Axis Only	100%
Initial Electrical Tests		Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C	100%
Burn-In	1015	Condition D <sup>(Note 2)</sup> , 160 hours, T <sub>A</sub> = +125°C	100%
Interim Electrical Tests		Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C	100%
PDA Calculation		PDA = 5%	100%
Final Electrical Tests		Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +125°C, -55°C Functional, Switching/AC T <sub>C</sub> = +25°C	100%
Fine Leak	1014	Condition A <sub>2</sub>	100%
Gross Leak	1014	Condition C	100%
Quality Conformance Inspection (QCI)			
Group A	Each Inspection Lot	5005 (See Table II)	Sample
Group B	Every Week	5005 (See Table III)	Sample
Group C	Periodically (Note 3)	5005 (See Table IV)	Sample
Group D	Periodically (Note 3)	5005 (See Table V)	Sample
External Visual	2009		100%
QA—Ship			100%

## NOTES:

1. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.
2. In process of fully implementing of Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

**Table II Group A**  
Sample Electrical Tests  
MIL-STD-883 Method 5005

T-52-33-05

Subgroup	Tests	Temperature (T <sub>C</sub> )	LTPD Max Accept = 2
Subgroup 1	Static/DC	+ 25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	- 55°C	5
Subgroup 7	Functional	+ 25°C	2
Subgroup 8	Functional	- 55°C and + 125°C	5
Subgroup 9	Switching/AC	+ 25°C	2
Subgroup 10	Switching/AC	+ 125°C	3
Subgroup 11	Switching/AC	- 55°C	5

## NOTES:

- The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
- A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.
- Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.

T-52-33-05

**Table III Group B**  
**Sample Test Performed Every Week to**  
**Test Construction and Insure Integrity of Assembly Process.**  
**MIL-STD-883 Method 5005**

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
<b>Subgroup 1</b> Physical Dimensions	2016		2/0
<b>Subgroup 2</b> Resistance to Solvents	2015		4/0
<b>Subgroup 3</b> Solderability	2003	Solder Temperature +245°C ± 5°C	15(Note 1)
<b>Subgroup 4</b> Internal Visual and Mechanical	2014		1/0
<b>Subgroup 5</b> Bond Strength	2011	C	15(Note 2)
<b>Subgroup 6</b> (Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at + 100°C	3/0 or 5/1
<b>Subgroup 7</b> (Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) A <sub>2</sub> 7b) C	5
<b>Subgroup 8</b> (Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC T <sub>C</sub> = +25°C	15/0

## NOTES:

1. Number of leads inspected selected from a minimum of 3 devices.
2. Number of bond pulls selected from a minimum of 4 devices.
3. Test applicable only if the package contains a desiccant.
4. Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.
5. Test required for initial qualification and product redesign.

**Table IV Group C**

T-52-33-05

Sample Test Performed Periodically to Verify Integrity of the Die.  
MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
<b>Subgroup 1</b>			
Steady State Operating Life	1005	Condition D <sup>(Note 1)</sup> , 1000 hours at +125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification T <sub>C</sub> = +25°C, +125°C, -55°C	
<b>Subgroup 2</b>			
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D <sup>(Note 2)</sup> , Y <sub>1</sub> Axis Only	
Seal	1014		15
2a) Fine Leak		2a) Condition A <sub>2</sub>	
2b) Gross Leak		2b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T <sub>C</sub> = +25°C, +125°C, -55°C	

## NOTE:

1. In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

**Table V Group D** T-52-33-05  
**Sample Test Performed Periodically to Insure Integrity of the Package.**  
**MIL-STD-883 Method 5005**



Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
<b>Subgroup 1</b> Physical Dimensions	2016		15
<b>Subgroup 2</b> Lead Integrity	2004	Condition B <sub>2</sub> or D <sup>(Note 1)</sup>	15
<b>Subgroup 3</b> Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal	1014		
3a) Fine Leak		3a) Condition A <sub>2</sub>	
3b) Gross Leak		3b) Condition C	
Visual Examination	1004 or 1010		
End Point Electrical Tests		Zilog Military Electrical Specification T <sub>C</sub> = +25°C, +125°C, -55°C	
<b>Subgroup 4</b> Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D <sup>(Note 2)</sup> , Y <sub>1</sub> Axis Only	15
Seal	1014		
4a) Fine Leak		4a) Condition A <sub>2</sub>	
4b) Gross Leak		4b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T <sub>C</sub> = +25°C, +125°C, -55°C	
<b>Subgroup 5</b> Salt Atmosphere	1009	Condition A minimum	
Seal	1014		15
5a) Fine Leak		5a) Condition A <sub>2</sub>	
5b) Gross Leak		5b) Condition C	
Visual Examination	1009		
<b>Subgroup 6</b> Internal Water Vapor Content	1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
<b>Subgroup 7</b> <sup>(Note 3)</sup> Adhesion of Lead Finish	2025		15 <sup>(Note 4)</sup>
<b>Subgroup 8</b> <sup>(Note 5)</sup> Lid Torque	2024		5/0

## NOTES:



- Lead Integrity Condition D for leadless chip carriers.
- Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of >5 grams.
- Not applicable to leadless chip carriers.
- LTPD based on number of leads.
- Not applicable for solder seal packages.

PACKAGE INFORMATION

T-52-33-05



40-Pin Ceramic Dual In-line Package (DIP)



44-Pin Ceramic Leadless Chip Carrier (LCC)

