

January 2011

# FAN3216 / FAN3217 Dual-2A, High-Speed, Low-Side Gate Drivers

#### **Features**

- Industry-Standard Pinouts
- 4.5 to 18V Operating Range
- 3A Peak Sink/Source at  $V_{DD}$  = 12V
- 2.4A Sink / 1.6A Source at Vout = 6V
- TTL Input Thresholds
- Two Versions of Dual Independent Drivers:
  - Dual Inverting (FAN3216)
  - Dual Non-Inverting (FAN3217)
- Internal Resistors Turn Driver Off If No Inputs
- MillerDrive™ Technology
- 12ns / 9ns Typical Rise/Fall Times with 1nF Load
- Typical Propagation Delay Under 20ns Matched within 1ns to the Other Channel
- Double Current Capability by Paralleling Channels
- Standard SOIC-8 Package
- Rated from -40°C to +125°C Ambient

## **Applications**

- Switch-Mode Power Supplies
- High-Efficiency MOSFET Switching
- Synchronous Rectifier Circuits
- DC-to-DC Converters
- Motor Control

## **Description**

The FAN3216 and FAN3217 dual 2A gate drivers are designed to drive N-channel enhancement-mode MOSFETs in low-side switching applications by providing high peak current pulses during the short switching intervals. They are both available with TTL input thresholds. Internal circuitry provides an undervoltage lockout function by holding the output LOW until the supply voltage is within the operating range. In addition, the drivers feature matched internal propagation delays between A and B channels for applications requiring dual gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two drivers in parallel to effectively double the current capability driving a single MOSFET.

The FAN3216/17 drivers incorporate MillerDrive™ architecture for the final output stage. This bipolar-MOSFET combination provides high current during the Miller plateau stage of the MOSFET turn-on / turn-off process to minimize switching loss, while providing railto-rail voltage swing and reverse current capability.

The FAN3216 offers two inverting drivers and the FAN3217 offers two non-inverting drivers. Both are offered in a standard 8-pin SOIC package.




Figure 1. Pin Configurations

# **Ordering Information**

Part Number	Logic	Input Threshold	Package	Packing Method	Quantity per Reel
FAN3216TMX	Dual Inverting Channels	TTL	SOIC-8	Tape & Reel	2,500
FAN3217TMX	Dual Non-Inverting Channels	TTL	SOIC-8	Tape & Reel	2,500

## **Package Outlines**




Figure 2. SOIC-8 (Top View)

## Thermal Characteristics<sup>(1)</sup>

Package	Θ <sub>JL</sub> <sup>(2)</sup>	$\Theta_{JT}^{(3)}$	Θ <sub>JA</sub> <sup>(4)</sup>	$\Psi_{JB}^{(5)}$	Ψ <sub>JT</sub> <sup>(6)</sup>	Units
8-Pin Small Outline Integrated Circuit (SOIC)		31	89	43	3.0	°C/W

#### Notes:

- 1. Estimates derived from thermal simulation; actual values depend on the application.
- 2. Theta\_JL (Θ<sub>JL</sub>): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- 3. Theta\_JT (Θ<sub>JT</sub>): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- 4. Theta\_JA (Θ<sub>JA</sub>): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2S2P board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- Psi\_JB (Ψ<sub>JB</sub>): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the SOIC-8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- Psi\_JT (Ψ<sub>JT</sub>): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.

# **Pin Configurations**




Figure 3. Pin Configurations (Repeated)

## **Pin Definitions**

Pin	Name	Pin Description		
1	NC	No Connect. This pin can be grounded or left floating.		
2	INA	Input to Channel A.		
3	GND	Ground. Common ground reference for input and output circuits.		
2	INA	Input to Channel A.		
4	INB	Input to Channel B.		
7	OUTA	<b>Gate Drive Output A</b> : Held LOW unless required input(s) are present and $V_{DD}$ is above UVLO threshold.		
5 (FAN3216)	OUTB	<b>Gate Drive Output B</b> (inverted from the input): Held LOW unless required input is present and V <sub>DD</sub> is above UVLO threshold.		
5 (FAN3217)	OUTB	Gate Drive Output B: Held LOW unless required input(s) are present and $V_{DD}$ is above JVLO threshold.		
6	VDD	Supply Voltage. Provides power to the IC.		
7 (FAN3216)	OUTA	ate Drive Output A (inverted from the input): Held LOW unless required input is resent and $V_{DD}$ is above UVLO threshold.		
7 (FAN3217)	OUTA	Gate Drive Output A: Held LOW unless required input(s) are present and V <sub>DD</sub> is above JVLO threshold.		
8	NC	No Connect. This pin can be grounded or left floating.		

# **Output Logic**

FAN3216	(x=A or B)
INx	OUTx
0	0
1 <sup>(7)</sup>	0
0	1
1 <sup>(7)</sup>	0

FAN3217 (x=A or B)					
INx	OUTx				
0 <sup>(7)</sup>	0				
1	0				
0 <sup>(7)</sup>	0				
1	1				

#### Note:

7. Default input signal if no external connection is made.

# **Block Diagrams**




Figure 4. FAN3216 Block Diagram




Figure 5. FAN3217 Block Diagram

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
$V_{DD}$	VDD to PGND			20.0	V
V <sub>IN</sub>	INA, INA+, INA-, INB, INE	GND - 0.3	V <sub>DD</sub> + 0.3	V	
V <sub>OUT</sub>	OUTA and OUTB to GND	GND - 0.3	V <sub>DD</sub> + 0.3	V	
T <sub>L</sub>	Lead Soldering Temperature (10 Seconds)			+260	°C
TJ	Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Temperature	-65	+150	°C	
ESD	Electrostatic Discharge	Human Body Model, JEDEC JESD22-A114	4		1417
	Protection Level	Charged Device Model, JEDEC JESD22-C101	1		kV

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	Supply Voltage Range	4.5	18.0	<b>V</b>
$V_{IN}$	Input Voltage INA, INA+, INA-, INB, INB+ and INB-	0	$V_{DD}$	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	°C


## **Electrical Characteristics**

Unless otherwise noted,  $V_{DD}$ =12V,  $T_J$ =-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.


Symbol	Parameter Conditions			Тур.	Max.	Unit
Supply			1	•		
$V_{DD}$	Operating Range		4.5		18.0	V
I <sub>DD</sub>	Supply Current, Inputs Not Connected			0.75	1.20	mA
V <sub>ON</sub>	Turn-On Voltage	INA = V <sub>DD</sub> , INB = 0V	3.45	3.90	4.35	V
V <sub>OFF</sub>	Turn-Off Voltage	INA = V <sub>DD</sub> , INB = 0V	3.25	3.70	4.15	V
Inputs						
V <sub>IL_T</sub>	INx Logic Low Threshold		0.8	1.2		V
V <sub>IH_T</sub>	INx Logic High Threshold			1.6	2.0	V
I <sub>IN+</sub>	Non-Inverting Input	IN from 0 to V <sub>DD</sub>	-1.5		175.0	μA
I <sub>IN-</sub>	Inverting Input	IN from 0 to V <sub>DD</sub>	-175.0		1.5	μA
V <sub>HYS_T</sub>	TTL Logic Hysteresis Voltage		0.2	0.4	0.8	V
Output						
I <sub>SINK</sub>	OUT Current, Mid-Voltage, Sinking <sup>(8)</sup>	OUTx at $V_{DD}/2$ , $C_{LOAD}$ =0.22 $\mu$ F, f=1kHz		2.4		А
I <sub>SOURCE</sub>	OUT Current, Mid-Voltage, Sourcing <sup>(8)</sup>	OUTx at $V_{DD}/2$ , $C_{LOAD}$ =0.1 $\mu$ F, f=1 $k$ Hz		-1.6		А
I <sub>PK_SINK</sub>	OUT Current, Peak, Sinking <sup>(8)</sup>	C <sub>LOAD</sub> =0.1µF, f=1kHz		3		Α
I <sub>PK_SOURCE</sub>	OUT Current, Peak, Sourcing <sup>(8)</sup>	C <sub>LOAD</sub> =0.1µF, f=1kHz		-3		Α
t <sub>RISE</sub>	Output Rise Time <sup>(9)</sup>	C <sub>LOAD</sub> =1000pF		12	22	ns
t <sub>FALL</sub>	Output Fall Time <sup>(9)</sup>	C <sub>LOAD</sub> =1000pF		9	17	ns
$t_{D1}, t_{D2}$	Output Propagation Delay, TTL Inputs <sup>(9)</sup>	0 - 5V <sub>IN</sub> , 1V/ns Slew Rate	10	19	34	ns
	Propagation Matching Between Channel	s INA=INB, OUTA and OUTB at 50% Point		1	2	ns
I <sub>RVS</sub>	Output Reverse Current Withstand <sup>(8)</sup>			500	3/	mA

#### Notes:

- 8. Not tested in production.
- 9. See Timing Diagrams of Figure 6 and Figure 7.



Typical characteristics are provided at T<sub>A</sub>=25°C and V<sub>DD</sub>=12V unless otherwise noted.







Figure 8. I<sub>DD</sub> (Static) vs. Supply Voltage<sup>(10)</sup>

Figure 9. I<sub>DD</sub> (Static) vs. Temperature<sup>(10)</sup>







Figure 10. I<sub>DD</sub> (No-Load) vs. Frequency

Figure 11. I<sub>DD</sub> (1nF Load) vs. Frequency






Figure 12. Input Thresholds vs. Supply Voltage

Figure 13. Input Thresholds vs. Temperature

Typical characteristics are provided at T<sub>A</sub>=25°C and V<sub>DD</sub>=12V unless otherwise noted.




Figure 14. UVLO Threshold vs. Temperature




Figure 15. Propagation Delay vs. Supply Voltage




Figure 17. Propagation Delays vs. Temperature




Figure 16. Propagation Delay vs. Supply Voltage





Figure 18. Propagation Delays vs. Temperature

Typical characteristics are provided at T<sub>A</sub>=25°C and V<sub>DD</sub>=12V unless otherwise noted.






Figure 19. Fall Time vs. Supply Voltage

Figure 20. Rise Time vs. Supply Voltage




Figure 21. Rise and Fall Times vs. Temperature




Figure 22. Rise/Fall Waveforms with 2.2nF Load




Figure 23. Rise/Fall Waveforms with 10nF Load

Typical characteristics are provided at T<sub>A</sub>=25°C and V<sub>DD</sub>=12V unless otherwise noted.




Figure 24. Quasi-Static Source Current with V<sub>DD</sub>=12V<sup>(11)</sup>




Figure 25. Quasi-Static Sink Current with V<sub>DD</sub>=12V<sup>(11)</sup>




Figure 26. Quasi-Static Source Current with V<sub>DD</sub>=8V<sup>(11)</sup>




Figure 27. Quasi-Static Sink Current with V<sub>DD</sub>=8V<sup>(11)</sup>

#### Notes:

- 10. For any inverting inputs pulled LOW, non-inverting inputs pulled HIGH, or outputs driven HIGH; static I<sub>DD</sub> increases by the current flowing through the corresponding pull-up/down resistor shown in Figure 4 and Figure 5.
- 11. The initial spike in each current waveform is a measurement artifact caused by the stray inductance of the current-measurement loop.

#### **Test Circuit**




Figure 28. Quasi-Static I<sub>OUT</sub> / V<sub>OUT</sub> Test Circuit

## **Applications Information**

## **Input Thresholds**

The FAN3216 and the FAN3217 drivers consist of two identical channels that may be used independently at rated current or connected in parallel to double the individual current capacity.

The input thresholds meet industry-standard TTL-logic thresholds independent of the  $V_{DD}$  voltage, and there is a hysteresis voltage of approximately 0.4V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6V/ $\mu$ s or faster, so a rise time from 0 to 3.3V should be 550ns or less. With reduced slew rate, circuit noise could cause the driver input voltage to exceed the hysteresis voltage and retrigger the driver input, causing erratic operation.

#### **Static Supply Current**

In the  $I_{DD}$  (static) typical performance characteristics shown in Figure 8 and Figure 9, each curve is produced with both inputs floating and both outputs LOW to indicate the lowest static  $I_{DD}$  current. For other states, additional current flows through the  $100k\Omega$  resistors on the inputs and outputs shown in the block diagram of each part (see Figure 4 and Figure 5). In these cases, the actual static  $I_{DD}$  current is the value obtained from the curves plus this additional current.

### MillerDrive™ Gate Drive Technology

FAN3216 and FAN3217 gate drivers incorporate the MillerDrive  $^{\rm TM}$  architecture shown in Figure 29. For the output stage, a combination of bipolar and MOS devices provide large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3  $V_{\rm DD}$  and the MOS devices pull the output to the HIGH or LOW rail.

The purpose of the MillerDrive™ architecture is to speed up switching by providing high current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process.

For applications with zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched ON.

The output pin slew rate is determined by  $V_{DD}$  voltage and the load on the output. It is not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed.




Figure 29. MillerDrive™ Output Architecture

## **Under-Voltage Lockout**

The FAN321x startup logic is optimized to drive ground-referenced N-channel MOSFETs with an under-voltage lockout (UVLO) function to ensure that the IC starts up in an orderly fashion. When  $V_{DD}$  is rising, yet below the 3.9V operational level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.2V before the part shuts down. This hysteresis helps prevent chatter when low  $V_{DD}$  supply voltages have noise from the power switching. This configuration is not suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would turn the P-channel MOSFET on with  $V_{DD}$  below 3.9V.

## **V<sub>DD</sub>** Bypass Capacitor Guidelines

To enable this IC to turn a device ON quickly, a local high-frequency bypass capacitor,  $C_{\text{BYP}},$  with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to bulk electrolytic capacitance of  $10\mu\text{F}$  to  $47\mu\text{F}$  commonly found on driver and controller bias circuits.

A typical criterion for choosing the value of  $C_{BYP}$  is to keep the ripple voltage on the  $V_{DD}$  supply to  $\leq 5\%$ . This is often achieved with a value  $\geq 20$  times the equivalent load capacitance  $C_{EQV}$ , defined here as  $Q_{GATE}/V_{DD}$ . Ceramic capacitors of  $0.1\mu F$  to  $1\mu F$  or larger are common choices, as are dielectrics, such as X5R and X7R, with good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of  $C_{BYP}$  may be increased, to 50-100 times the  $C_{EQV}$ , or  $C_{BYP}$  may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10nF mounted closest to the VDD and GND pins to carry the higher-frequency components of the current pulses. The bypass capacitor must provide the pulsed current from both of the driver channels and, if the drivers are switching simultaneously, the combined peak current sourced from the  $C_{BYP}$  would be twice as large as when a single channel is switching.

## **Layout and Connection Guidelines**

The FAN3216 and FAN3217 gate drivers incorporate fast-reacting input circuits, short propagation delays, and powerful output stages capable of delivering current peaks over 2A to facilitate voltage transition times from under 10ns to over 150ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and power ground paths separate from logic input signals and signal ground paths. This is especially critical for TTL-level logic thresholds at driver input pins.
- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve highspeed switching, while reducing the loop area that can radiate EMI to the driver inputs and surrounding circuitry.
- If the inputs to a channel are not externally connected, the internal 100kΩ resistors indicated on block diagrams command a low output. In noisy environments, it may be necessary to tie inputs of an unused channel to VDD or GND using short traces to prevent noise from causing spurious output switching.
- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output retriggering. These effects can be obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input or output leads. For best results, make connections to all pins as short and direct as possible.
- FAN3216 and FAN3217 are pin-compatible with many other industry-standard drivers.
- The turn-on and turn-off current paths should be minimized, as discussed in the following section.

Figure 30 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET on. The current is supplied from the local bypass capacitor,  $C_{\text{BYP}}$ , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized  $C_{\text{BYP}}$  acts to contain the high peak current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.




Figure 30. Current Path for MOSFET Turn-On

Figure 31 shows the current path when the gate driver turns the MOSFET OFF. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.




Figure 31. Current Path for MOSFET Turn-Off

## **Operational Waveforms**

At power-up, the driver output remains LOW until the  $V_{DD}$  voltage reaches the turn-on threshold. The magnitude of the OUT pulses rises with  $V_{DD}$  until steady-state  $V_{DD}$  is reached. The non-inverting operation illustrated in Figure 32 shows that the output remains LOW until the UVLO threshold is reached, then the output is in-phase with the input.

The inverting configuration of startup waveforms are shown in Figure 33. With IN+ tied to VDD and the input signal applied to IN-, the OUT pulses are inverted with respect to the input. At power-up, the inverted output remains LOW until the  $V_{\text{DD}}$  voltage reaches the turn-on threshold, then it follows the input with inverted phase.




Figure 32. Non-Inverting Startup Waveforms




Figure 33. Inverting Startup Waveforms

#### **Thermal Guidelines**

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of two components,  $P_{\text{GATE}}$  and  $P_{\text{DYNAMIC}}$ :

$$P_{TOTAL} = P_{GATE} + P_{DYNAMIC}$$
 (1)

Gate Driving Loss: The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate-source voltage,  $V_{\rm GS}$ , with gate charge,  $Q_{\rm G}$ , at switching frequency,  $f_{\rm SW}$ , is determined by:

$$P_{GATE} = Q_G \cdot V_{GS} \cdot f_{SW} \cdot n \tag{2}$$

where n is the number of driver channels in use (1 or 2).

Dynamic Pre-Drive / Shoot-through Current: A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull-up / pull-down resistors, can be obtained using the graphs in Typical Performance Characteristics to determine the current I<sub>DYNAMIC</sub> drawn from V<sub>DD</sub> under actual operating conditions:

$$P_{DYNAMIC} = I_{DYNAMIC} \cdot V_{DD} \cdot n \tag{3}$$

Once the power dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the following thermal equation, assuming  $\psi_{JB}$  was determined for a similar thermal design (heat sinking and air flow):

$$T_{J} = P_{TOTAL} \cdot \psi_{JB} + T_{B} \tag{4}$$

where:

T<sub>J</sub> = driver junction temperature;

 Ψ<sub>JB</sub> = (psi) thermal characterization parameter relating temperature rise to total power dissipation; and

T<sub>B</sub> = board temperature in location as defined in the Thermal Characteristics table.

In the forward converter with synchronous rectifier shown in the typical application diagrams, the FDMS8660S is a reasonable MOSFET selection. The gate charge for each SR MOSFET would be 60nC with  $V_{\rm GS} = V_{\rm DD} = 7V$ . At a switching frequency of 500kHz, the total power dissipation is:

$$P_{GATE} = 60nC \cdot 7V \cdot 500kHz \cdot 2 = 0.42W$$
 (5)

$$P_{DYNAMIC} = 3mA \cdot 7V \cdot 2 = 0.042W \tag{6}$$


$$P_{TOTAL} = 0.46W \tag{7}$$

The SOIC-8 has a junction-to-board thermal characterization parameter of  $\psi_{JB}$  = 43°C/W. In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150°C; with 80% derating,  $T_J$  would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$T_{B} = T_{J} - P_{TOTAL} \cdot \psi_{JB}$$
 (8)

$$T_B = 120^{\circ}C - 0.46W \cdot 43^{\circ}C/W = 100^{\circ}C$$
 (9)

# **Typical Application Diagrams**



FAN3217

PWMA 2 7 OUTA
GND 3 6 VDD
PWMB 4 5 OUTB

Figure 34. Forward Converter with Synchronous Rectification

Figure 35. Primary-side Dual Driver in a Push-pull Converter





Figure 36. Phase-shifted Full-bridge with Two Gate Drive Transformers (Simplified)


**Table 1. Related Products** 


Туре	Part Number	Gate Drive <sup>(12)</sup> (Sink/Src)	Input Threshold	Logic	Package
Single 1A	FAN3111C	+1.1A / -0.9A	CMOS	Single Channel of Dual-Input/Single-Output	SOT23-5, MLP6
Single 1A	FAN3111E	+1.1A / -0.9A	External <sup>(13)</sup>	Single Non-Inverting Channel with External Reference	SOT23-5, MLP6
Single 2A	FAN3100C	+2.5A / -1.8A	CMOS	Single Channel of Two-Input/One-Output	SOT23-5, MLP6
Single 2A	FAN3100T	+2.5A / -1.8A	TTL	Single Channel of Two-Input/One-Output	SOT23-5, MLP6
Dual 2A	FAN3216T	+2.4A / -1.6A	TTL	Dual Inverting Channels	SOIC8
Dual 2A	FAN3217T	+2.4A / -1.6A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 2A	FAN3226C	+2.4A / -1.6A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2A	FAN3226T	+2.4A / -1.6A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2A	FAN3227C	+2.4A / -1.6A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2A	FAN3227T	+2.4A / -1.6A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2A	FAN3228C	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
Dual 2A	FAN3228T	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
Dual 2A	FAN3229C	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
Dual 2A	FAN3229T	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
Dual 2A	FAN3268T	+2.4A / -1.6A	TTL	20V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 2A	FAN3278T	+2.4A / -1.6A	TTL	30V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 4A	FAN3213T	+2.5A / -1.8A	TTL	Dual Inverting Channels	SOIC8
Dual 4A	FAN3214T	+2.5A / -1.8A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 4A	FAN3223C	+4.3A / -2.8A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4A	FAN3223T	+4.3A / -2.8A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4A	FAN3224C	+4.3A / -2.8A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4A	FAN3224T	+4.3A / -2.8A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4A	FAN3225C	+4.3A / -2.8A	CMOS	OS Dual Channels of Two-Input/One-Output	
Dual 4A	FAN3225T	+4.3A / -2.8A	TTL Dual Channels of Two-Input/One-Output		SOIC8, MLP8
Single 9A	FAN3121C	+9.7A / -7.1A	CMOS	Single Inverting Channel + Enable	SOIC8, MLP8
Single 9A	FAN3121T	+9.7A / -7.1A	TTL	Single Inverting Channel + Enable	SOIC8, MLP8
Single 9A	FAN3122T	+9.7A / -7.1A	CMOS	Single Non-Inverting Channel + Enable	SOIC8, MLP8
Single 9A	FAN3122C	+9.7A / -7.1A	TTL	Single Non-Inverting Channel + Enable	SOIC8, MLP8


- 12. Typical currents with OUTx at 6V and V<sub>DD=</sub>12V.
  13. Thresholds proportional to an externally supplied reference voltage.

## **Physical Dimensions**









#### NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: M08AREV13

Figure 37. 8-Lead Small Outline Integrated Circuit (SOIC)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

intended to be an exhaustive
AccuPower™
Auto-SPM™
AX-CAP™\*
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
CUrrent Transfer Logic™
DEUXPEED®

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™

FETBench™ FlashVVriter®\* FPS™ F-PFS™ FRFET® Global Powe

Global Power Resource<sup>SM</sup> Green FPSTM e-SeriesTM G*max*TM

GTOTM
IntelliMAXTM
ISOPLANARTM
MegaBuckTM
MICROCOUPLERTM
MicroFETTM

MICTOFE | TM
MICTOPAKTM
MICTOPAKZTM
MIIIErDriveTM
MotionMaxTM
Motion-SPMTM
mVVSaverTM
OptoHITTM
OPTOLOGIC®

OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFĒT®
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mWW/WkW at a time™ SignalWise™

SmartMaxTM
SMART STARTTM
SPM®
STEALTHTM
SuperFET®
SuperSOTTM-3
SuperSOTTM-6
SuperSOTTM-8
SupreMOS®
SyncFETTM
Sync-LockTM
Sync-LockTM
EGENERAL®\*\*

The Power Franchise®

The Right Technology for Your Success™



TinyBuck™
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPVM™

TinyWire™
TriFault Detect™
TRUECURRENT®\*
µSerDes™

SerDes UHC® Ultra FRFETTM UniFETTM VCXTM VisualMaxTM XSTM

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a)
  are intended for surgical implant into the body or (b) support or
  sustain life, and (c) whose failure to perform when properly used in
  accordance with instructions for use provided in the labeling, can be
  reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild straking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification Product Stat		Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right to changes at any time without notice to improve the design.		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 153

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor