



16 x 16 Multipliers

Features

- **Fast**
  - 38-ns clock cycle (commercial)
  - 42-ns clock cycle (military)
- **Low power**
  - $I_{CC}$  (max. at 10 MHz) = 100 mA (commercial)
  - $I_{CC}$  (max. at 10 MHz) = 110 mA (military)
- **$V_{CC}$  margin of 5V  $\pm$ 10%**
  - All parameters guaranteed over commercial and military operating temperature range

- **16 x 16 bit parallel multiplication with full precision 32-bit product output**
- **Two's complement, unsigned magnitude, or mixed-mode multiplication**
- **CY7C516 is pin compatible and functionally equivalent to Am29516, MPY016K, MPY016H**
- **CY7C517 is pin compatible and functionally equivalent to Am29517**


Functional Description

The CY7C516/517 are high-speed 16 x 16 parallel multipliers that operate at 38-ns clocked multiply times (26-MHz multiplication rate). The two input operands may

be independently specified as either two's complement or unsigned magnitude numbers. Controls are provided for rounding and format adjustment of the full-precision 32-bit product.

On the 7C516, individually clocked input and output registers are provided to maximize throughput and to simplify bus interfacing. On the 7C517, a single clock (CLK) is provided, along with three register enables. This facilitates the use of the 7C517 in microprogrammed systems. The input and output registers are positive-edge-triggered D-type flip-flops. The output register may be made transparent for asynchronous output.

Logic Block Diagram



6  
LOGIC

Selection Guide

|  |            | 7C516-38 <sup>(1)</sup><br>7C517-38 | 7C516-42<br>7C517-42 | 7C516-45<br>7C517-45 | 7C516-55<br>7C517-55 | 7C516-75<br>7C517-75 |
|--|------------|-------------------------------------|----------------------|----------------------|----------------------|----------------------|
| Maximum Multiply Time Clocked/Unlocked(ns) | Commercial | 38/58                               |                      | 45/65                | 55/75                | 75/100               |
|  | Military   |                                     | 42/65                |                      | 55/75                | 75/100               |

Notes:


1. 38-ns version available in cerDIP, LCC, PLCC, and PGA packages only.

**Functional Description (continued)**

Two output modes may be selected by using the output multiplexer control, **MSPSEL**. Holding **MSPSEL** LOW causes the most significant product (**MSP**) to be available at the dedicated output port. The **LSP** is simultaneously available at the bidirectional port shared with the **Y** inputs.

The other mode of output involves toggling the **MSPSEL** control, to allow both the **MSP** and **LSP** to be available for output through the dedicated 16-bit output port.

**Pin Configurations**



### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|                                    |       |  |
|------------------------------------|-------|--|
| Ambient Temperature Under Bias     | ..... | - 55°C to +125°C                         |
| Supply Voltage to Ground Potential | ..... | - 0.5V to +7.0V                          |
| DC Input Voltage                   | ..... | - 0.5V to +7.0V                          |
| DC Voltage Applied to Outputs      | ..... | - 0.5V to V <sub>CC</sub> Max.           |
| Output Current into Outputs (LOW)  | ..... | 10 mA                                    |
| Static Discharge Voltage           | ..... | > 1000V<br>(Per MIL-STD-883 Method 3015) |

### Pin Definitions

| Signal Name  | I/O    | Description   |
|--|--------|---|
| X <sub>15</sub> - X <sub>0</sub>   | I      | X-Input Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude.  |
| Y <sub>15</sub> - Y <sub>0</sub><br>(P <sub>15</sub> - P <sub>0</sub> )  | I<br>O | Y-Input/LSP Output Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude.   |
| P <sub>31</sub> - P <sub>16</sub><br>(P <sub>15</sub> - P <sub>0</sub> ) | O      | MSP-Out/LSP-Out. This 16-bit port may carry either the MSP (P <sub>31</sub> - P <sub>16</sub> ) or the LSP (P <sub>15</sub> - P <sub>0</sub> ).   |
| FT   | I      | The MSP and LSP registers are made transparent (asynchronous operation) if FT is HIGH.  |
| FA   | I      | Format Adjust Control. If FA is HIGH, a full 32-bit product is output. If FA is LOW, a left-shifted product is output, with the sign bit replicated in the LSP. FA must be HIGH for two's complement integer, unsigned magnitude, and mixed-mode multiplication.      |
| MSPSEL   | I      | Output Multiplexer Control. When MSPSEL is LOW, the MSP is available for output at the MSP output port, and the LSP is available at the Y input/LSP output port. When MSPSEL is HIGH, the MSP is available at both ports (above) and the LSP is not available.        |
| RND  | I      | Round Control. When RND is HIGH, a one is added to the MSB of the LSP. This position is dependent on the FA control; FA = HIGH means RND adds to the 2 <sup>-15</sup> bit (P <sub>15</sub> ), FA = LOW means RND adds to the 2 <sup>-16</sup> bit (P <sub>14</sub> ). |
| TCX  | I      | Two's Complement Control X. X-input data are interpreted as two's complement when TCX is HIGH. TCX LOW means the data are interpreted as unsigned magnitude.  |
| TCY  | I      | Two's Complement Control Y. Y-input data are interpreted as two's complement when TCY is HIGH. TCY LOW means the data are interpreted as unsigned magnitude.  |

### Input Formats (All Devices)

#### Fractional Two's Complement Input Format

TCX, TCY = 1

| X <sub>IN</sub> |                 |                 |                 |                 |                 |                 |                 |                 |                 |                  |                  |                  |                  |                  |                  | Y <sub>IN</sub> |                 |                 |                 |                 |                 |                 |                 |                 |                 |                  |                  |                  |                  |                  |                  |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|------------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5                | 4                | 3                | 2                | 1                | 0                | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5                | 4                | 3                | 2                | 1                | 0                |
| -2 <sup>0</sup> | 2 <sup>-1</sup> | 2 <sup>-2</sup> | 2 <sup>-3</sup> | 2 <sup>-4</sup> | 2 <sup>-5</sup> | 2 <sup>-6</sup> | 2 <sup>-7</sup> | 2 <sup>-8</sup> | 2 <sup>-9</sup> | 2 <sup>-10</sup> | 2 <sup>-11</sup> | 2 <sup>-12</sup> | 2 <sup>-13</sup> | 2 <sup>-14</sup> | 2 <sup>-15</sup> | -2 <sup>0</sup> | 2 <sup>-1</sup> | 2 <sup>-2</sup> | 2 <sup>-3</sup> | 2 <sup>-4</sup> | 2 <sup>-5</sup> | 2 <sup>-6</sup> | 2 <sup>-7</sup> | 2 <sup>-8</sup> | 2 <sup>-9</sup> | 2 <sup>-10</sup> | 2 <sup>-11</sup> | 2 <sup>-12</sup> | 2 <sup>-13</sup> | 2 <sup>-14</sup> | 2 <sup>-15</sup> |
| (Sign)          |                 |                 |                 |                 |                 |                 |                 |                 |                 |                  |                  |                  |                  |                  |                  | (Sign)          |                 |                 |                 |                 |                 |                 |                 |                 |                 |                  |                  |                  |                  |                  |                  |

### Operating Range

| Range                   | Ambient Temperature | V <sub>CC</sub> |
|-------------------------|---------------------|-----------------|
| Commercial              | 0°C to +70°C        | 5V ±10%         |
| Military <sup>[2]</sup> | - 55°C to +125°C    | 5V ±10%         |

Note:

- T<sub>A</sub> is the "instant on" case temperature.

| Signal Name         | I/O | Description  |
|---------------------|-----|--|
| OE <sub>P</sub>     | I   | MSP-Out/LSP-Out Three-State Control. When OE <sub>P</sub> is LOW, the output port is enabled; when OE <sub>P</sub> is HIGH, drivers are in a high-impedance state.   |
| OE <sub>L</sub>     | I   | Y-In/LSP Out Three-State Control. When OE <sub>L</sub> is LOW, the timeshared port is enabled for LSP output. When OE <sub>L</sub> is HIGH, the output drivers are in a high-impedance state. This is required for Y input.              |
| <b>CY7C516 Only</b> |     |  |
| CLK X               | I   | X-Register Clock. X-input data and TCX are latched in at the rising edge of CLK X.   |
| CLK Y               | I   | Y-Register Clock. Y-input data and TCY are latched in at the rising edge of CLK Y.   |
| CLK M               | I   | MSP Register Clock. The most significant product (MSP) is latched in at the MSP Register at the rising edge of CLK M.  |
| CLK L               | I   | LSP Register Clock. The least significant product (LSP) is latched in at the LSP Register at the rising edge of CLK L.   |
| <b>CY7C517 Only</b> |     |  |
| CLK                 | I   | Clock. All enabled registers latch in their data at the rising edge of CLK.  |
| EN <sub>X</sub>     | I   | X-Register Enable. When EN <sub>X</sub> is LOW, the X register is enabled. X-input data and TCX will be latched in at the rising edge of CLK when the register is enabled. When EN <sub>X</sub> is HIGH, the X register is in hold mode. |
| EN <sub>Y</sub>     | I   | Y-Register Enable. EN <sub>Y</sub> enables the Y register (see EN <sub>X</sub> ).  |
| EN <sub>P</sub>     | I   | Product Register Enable. EN <sub>P</sub> enables the product register. Both the MSP and LSP sections are enabled by EN <sub>P</sub> (see EN <sub>X</sub> ).  |

**Input Formats (All Devices) (continued)**

**Integer Two's Complement Input Format**

TCX, TCY = 1

| $X_{IN}$  |          |          |          |          |          |       |       |       |       |       |       |       |       |       |       | $Y_{IN}$  |          |          |          |          |          |       |       |       |       |       |       |       |       |       |       |
|-----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 15        | 14       | 13       | 12       | 11       | 10       | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     | 15        | 14       | 13       | 12       | 11       | 10       | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| $-2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ | $-2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |

(Sign)

**Unsigned Fractional Input Format**

TCX, TCY = 0

| $X_{IN}$ |          |          |          |          |          |          |          |          |           |           |           |           |           |           |           | $Y_{IN}$ |          |          |          |          |          |          |          |          |           |           |           |           |           |           |           |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6         | 5         | 4         | 3         | 2         | 1         | 0         | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ |

**Unsigned Integer Input Format**

TCX, TCY = 0

| $X_{IN}$ |          |          |          |          |          |       |       |       |       |       |       |       |       |       |       | $Y_{IN}$ |          |          |          |          |          |       |       |       |       |       |       |       |       |       |       |
|----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 15       | 14       | 13       | 12       | 11       | 10       | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     | 15       | 14       | 13       | 12       | 11       | 10       | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ | $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |

**Output Formats (All Devices)**

**Fractional Two's Complement (Shifted) Output<sup>[3]</sup>**

FA = 0

| MSP       |          |          |          |          |          |          |          |          |          |           |           |           |           |           |           | LSP       |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 31        | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21        | 20        | 19        | 18        | 17        | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| $-2^{20}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $-2^{20}$ | $2^{-16}$ | $2^{-17}$ | $2^{-18}$ | $2^{-19}$ | $2^{-20}$ | $2^{-21}$ | $2^{-22}$ | $2^{-23}$ | $2^{-24}$ | $2^{-25}$ | $2^{-26}$ | $2^{-27}$ | $2^{-28}$ | $2^{-29}$ | $2^{-30}$ |

(Sign)

**Fractional Two's Complement Output**

FA = 1

| MSP       |       |          |          |          |          |          |          |          |          |          |           |           |           |           |           | LSP       |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
|-----------|-------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 31        | 30    | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20        | 19        | 18        | 17        | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| $-2^{-1}$ | $2^0$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ | $2^{-17}$ | $2^{-18}$ | $2^{-19}$ | $2^{-20}$ | $2^{-21}$ | $2^{-22}$ | $2^{-23}$ | $2^{-24}$ | $2^{-25}$ | $2^{-26}$ | $2^{-27}$ | $2^{-28}$ | $2^{-29}$ | $2^{-30}$ |

(Sign)

**Integer Two's Complement Output**

FA = 1

| MSP       |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          | LSP      |          |          |          |          |          |       |       |       |       |       |       |       |       |       |       |
|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 31        | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       | 15       | 14       | 13       | 12       | 11       | 10       | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| $-2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ | $2^{27}$ | $2^{26}$ | $2^{25}$ | $2^{24}$ | $2^{23}$ | $2^{22}$ | $2^{21}$ | $2^{20}$ | $2^{19}$ | $2^{18}$ | $2^{17}$ | $2^{16}$ | $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |

(Sign)

**Unsigned Fractional Output**

FA = 1

| MSP      |          |          |          |          |          |          |          |          |           |           |           |           |           |           |           | LSP       |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ | $2^{-17}$ | $2^{-18}$ | $2^{-19}$ | $2^{-20}$ | $2^{-21}$ | $2^{-22}$ | $2^{-23}$ | $2^{-24}$ | $2^{-25}$ | $2^{-26}$ | $2^{-27}$ | $2^{-28}$ | $2^{-29}$ | $2^{-30}$ | $2^{-31}$ | $2^{-32}$ |

**Unsigned Integer Output**

FA = 1

| MSP      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          | LSP      |          |          |          |          |          |       |       |       |       |       |       |       |       |       |       |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       | 15       | 14       | 13       | 12       | 11       | 10       | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| $2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ | $2^{27}$ | $2^{26}$ | $2^{25}$ | $2^{24}$ | $2^{23}$ | $2^{22}$ | $2^{21}$ | $2^{20}$ | $2^{19}$ | $2^{18}$ | $2^{17}$ | $2^{16}$ | $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |

**Note:**

- In this format an overflow occurs in the attempted multiplication of the two's complement number  $1.000\dots(-1)$  with itself, yielding a product of  $1.000\dots$  or  $-1$ .

**Electrical Characteristics Over Operating Range<sup>4)</sup>**


| Parameters                                      | Description                  | Test Conditions  | Min.             | Max. | Units |
|---|------------------------------|--|------------------|------|-------|
| V <sub>OH</sub>                                 | Output HIGH Voltage          | V <sub>CC</sub> = Min., I <sub>OH</sub> = - 0.4 mA   | 2.4              |      | V     |
| V <sub>OL</sub>                                 | Output LOW Voltage           | V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA   |                  | 0.4  | V     |
| V <sub>IH</sub>                                 | Input HIGH Voltage           |  | 2.0              |      | V     |
| V <sub>IL</sub>                                 | Input LOW Voltage            |  |                  | 0.8  | V     |
| I <sub>OH</sub>                                 | Output HIGH Current          | V <sub>CC</sub> = Min., V <sub>OH</sub> = 2.4V   | - 0.4            |      | mA    |
| I <sub>OL</sub>                                 | Output LOW Current           | V <sub>CC</sub> = Min., V <sub>OL</sub> = 0.4V   | 4.0              |      | mA    |
| I <sub>IX</sub>                                 | Input Leakage Current        | V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , V <sub>CC</sub> = Max.   | - 10             | +10  | μA    |
| I <sub>OS</sub> <sup>5)</sup>                   | Output Short Circuit Current | V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0V  | - 3              | - 30 | mA    |
| I <sub>OZL</sub>                                | Output OFF (Hi-Z) Current    | V <sub>CC</sub> = Max., $\overline{OE}$ = 2.0V   |                  | - 25 | μA    |
| I <sub>OZH</sub>                                | Output OFF (Hi-Z) Current    | V <sub>CC</sub> = Max., $\overline{OE}$ = 2.0V   | 25               |      | μA    |
| I <sub>CC</sub> (Q <sub>1</sub> ) <sup>6)</sup> | Supply Current (Quiescent)   | GND ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> or<br>V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ; $\overline{OE}$ = HIGH | Commercial (-38) | 40   | mA    |
|   |                              |  | Military (-42)   | 45   |       |
|   |                              |  | All Others       | 30   |       |
| I <sub>CC</sub> (Q <sub>2</sub> ) <sup>6)</sup> | Supply Current (Quiescent)   | GND ≤ V <sub>IN</sub> ≤ 0.4V or<br>3.85V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ; $\overline{OE}$ = HIGH                      | Commercial       | 20   | mA    |
|   |                              |  | Military         | 25   |       |
| I <sub>CC</sub> (Max.) <sup>6)</sup>            | Supply Current               | V <sub>CC</sub> = Max., f <sub>CLK</sub> = 10 MHz;<br>$\overline{OE}$ = HIGH   | Commercial       | 100  | mA    |
|   |                              |  | Military         | 110  |       |

6  
LOGIC


**Capacitance<sup>7)</sup>**

| Parameters       | Description        | Test Conditions   | Max. | Units |
|------------------|--------------------|---|------|-------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz,<br>V <sub>CC</sub> = 5.0V | 8    | pF    |
| C <sub>OUT</sub> | Output Capacitance |   | 10   | pF    |

**Output Loads Used for AC Performance Characteristics**




**Normal Load (Load 1)**



**Three-State Delay Load (Load 2)**

Equivalent to: THÉVENIN EQUIVALENT



**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- Two quiescent figures are given for different input voltage ranges. To calculate I<sub>CC</sub> at any given clock frequency, use 30 mA + I<sub>CC</sub>(AC)
- where I<sub>CC</sub>(AC) = (7 mA/MHz) × Clock Frequency for the commercial temperature range. I<sub>CC</sub>(AC) = (8 mA/MHz) × Clock Frequency for military temperature range.
- Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics** Over Operating Range<sup>[2]</sup>






| Parameters                          | Description  | Test Conditions | 7C516-38 <sup>[1]</sup><br>7C517-38 |        | 7C516-42<br>7C517-42 |      | 7C516-45<br>7C517-45 |      | Units |
|-------------------------------------|--|-----------------|-------------------------------------|--------|----------------------|------|----------------------|------|-------|
|                                     |  |                 | Min.                                | Max.   | Min.                 | Max. | Min.                 | Max. |       |
| t <sub>MUC</sub>                    | Unlocked Multiply Time                                       | Load 1          |                                     | 58     |                      | 65   |                      | 65   | ns    |
| t <sub>MC</sub>                     | Clocked Multiply Time  |                 |                                     | 38     |                      | 42   |                      | 45   | ns    |
| t <sub>S</sub>                      | X <sub>i</sub> , Y <sub>i</sub> RND, TCX, TCY Set-Up Time    |                 | 7                                   |        | 8                    |      | 20                   |      | ns    |
| t <sub>H</sub>                      | X <sub>i</sub> , Y <sub>i</sub> RND, TCX, TCY Hold Time      |                 | 3                                   |        | 3                    |      | 3                    |      | ns    |
| t <sub>SE</sub>                     | ENX, ENY, ENP Set-Up Time (7C517 Only)                       |                 | 10                                  |        | 15                   |      | 20                   |      | ns    |
| t <sub>HE</sub>                     | ENX, ENY, ENP Hold Time (7C517 Only)                         |                 | 3                                   |        | 3                    |      | 3                    |      | ns    |
| t <sub>PWH</sub> , t <sub>PWL</sub> | Clock Pulse Width (HIGH and LOW)                             |                 | 10                                  |        | 10                   |      | 20                   |      | ns    |
| t <sub>PSEL</sub>                   | MSPSEL to Product Out  |                 |                                     | 18     |                      | 21   |                      | 25   | ns    |
| t <sub>PDP</sub>                    | Output Clock to P  |                 |                                     | 25     |                      | 30   |                      | 30   | ns    |
| t <sub>PDY</sub>                    | Output Clock to Y  |                 |                                     | 25     |                      | 30   |                      | 30   | ns    |
| t <sub>PHZ</sub>                    | OEP Disable Time   |                 | HIGH to Z                           | Load 2 | 15                   |      | 17                   |      | 25    |
|                                     |  | LOW to Z        | 15                                  |        |                      | 17   |                      | 25   | ns    |
| t <sub>PZH</sub>                    | OEP Enable Time  | Z to HIGH       | 23                                  |        |                      | 25   |                      | 30   | ns    |
|                                     |  | Z to LOW        | 23                                  |        |                      | 25   |                      | 30   | ns    |
| t <sub>LHZ</sub>                    | OEL Disable Time   | HIGH to Z       | 15                                  |        |                      | 17   |                      | 25   | ns    |
|                                     |  | LOW to Z        | 15                                  |        |                      | 17   |                      | 25   | ns    |
| t <sub>LZH</sub>                    | OEL Enable Time  | Z to HIGH       | 23                                  |        |                      | 25   |                      | 30   | ns    |
|                                     |  | Z to LOW        | 23                                  |        |                      | 25   |                      | 30   | ns    |
| t <sub>LZL</sub>                    |  |                 |                                     |        |                      |      |                      |      | ns    |
| t <sub>HCL</sub>                    | Clock LOW Hold Time CLK XY Relative to CLK ML <sup>[8]</sup> | Load 1          | 0                                   |        |                      | 0    |                      | 0    | ns    |

| Parameters                          | Description  | Test Conditions | 7C516-55<br>7C517-55 |        | 7C516-75<br>7C517-75 |      | Units |
|-------------------------------------|--|-----------------|----------------------|--------|----------------------|------|-------|
|                                     |  |                 | Min.                 | Max.   | Min.                 | Max. |       |
| t <sub>MUC</sub>                    | Unlocked Multiply Time                                       | Load 1          |                      | 75     |                      | 100  | ns    |
| t <sub>MC</sub>                     | Clocked Multiply Time  |                 |                      | 55     |                      | 75   | ns    |
| t <sub>S</sub>                      | X <sub>i</sub> , Y <sub>i</sub> RND, TCX, TCY Set-Up Time    |                 | 20                   |        | 25                   |      | ns    |
| t <sub>H</sub>                      | X <sub>i</sub> , Y <sub>i</sub> RND, TCX, TCY Hold Time      |                 | 3                    |        | 3                    |      | ns    |
| t <sub>SE</sub>                     | ENX, ENY, ENP Set-Up Time (7C517 Only)                       |                 | 20                   |        | 25                   |      | ns    |
| t <sub>HE</sub>                     | ENX, ENY, ENP Hold Time (7C517 Only)                         |                 | 3                    |        | 3                    |      | ns    |
| t <sub>PWH</sub> , t <sub>PWL</sub> | Clock Pulse Width (HIGH and LOW)                             |                 | 25                   |        | 30                   |      | ns    |
| t <sub>PSEL</sub>                   | MSPSEL to Product Out  |                 |                      | 25     |                      | 30   | ns    |
| t <sub>PDP</sub>                    | Output Clock to P  |                 |                      | 30     |                      | 35   | ns    |
| t <sub>PDY</sub>                    | Output Clock to Y  |                 |                      | 30     |                      | 35   | ns    |
| t <sub>PHZ</sub>                    | OEP Disable Time   |                 | HIGH to Z            | Load 2 | 25                   |      | 30    |
|                                     |  | LOW to Z        | 25                   |        |                      | 30   | ns    |
| t <sub>PZH</sub>                    | OEP Enable Time  | Z to HIGH       | 30                   |        |                      | 35   | ns    |
|                                     |  | Z to LOW        | 30                   |        |                      | 35   | ns    |
| t <sub>LHZ</sub>                    | OEL Disable Time   | HIGH to Z       | 25                   |        |                      | 30   | ns    |
|                                     |  | LOW to Z        | 25                   |        |                      | 30   | ns    |
| t <sub>LZH</sub>                    | OEL Enable Time  | Z to HIGH       | 30                   |        |                      | 35   | ns    |
|                                     |  | Z to LOW        | 30                   |        |                      | 35   | ns    |
| t <sub>LZL</sub>                    |  |                 |                      |        |                      |      | ns    |
| t <sub>HCL</sub>                    | Clock LOW Hold Time CLK XY Relative to CLK ML <sup>[8]</sup> | Load 1          | 0                    |        |                      | 0    | ns    |

**Note:**

8. To ensure that the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.


Test Waveforms

| Parameter                           | V <sub>X</sub>  | Output Waveform—Measurement Level   |
|-------------------------------------|-----------------|---|
| All t <sub>pDs</sub>                | V <sub>CC</sub> |  |
| t <sub>PHZ</sub> , t <sub>LHZ</sub> | 0.0V            |  |
| t <sub>PLZ</sub> , t <sub>LLZ</sub> | 2.6V            |  |
| t <sub>PZH</sub> , t <sub>LZH</sub> | 0.0V            |  |
| t <sub>PZL</sub> , t <sub>LZL</sub> | 2.6V            |  |


7C516-9

Set-Up and Hold Time<sup>[9]</sup>

Pulse Width<sup>[10]</sup>




7C516-10



7C516-11

Three-State Timing Diagram



7C516-12


Notes:

9. Cross-hatched area is don't care condition.

10. Diagram shown for HIGH data only. Output transition may be opposite sense.




Timing Diagram 7C516



7C516-13









Timing Diagram 7C517



7C516-14



Typical DC and AC Characteristics



7C516-15

**Ordering Information**

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------|--------------|-----------------|
| 38         | CY7C516-38DC  | D30          |                 |
|            | CY7C516-38GC  | G68          |                 |
|            | CY7C516-38JC  | J81          |                 |
|            | CY7C516-38LC  | L81          |                 |
| 42         | CY7C516-42DMB | D30          | Military        |
|            | CY7C516-42GMB | G68          |                 |
|            | CY7C516-42LMB | L81          |                 |
| 45         | CY7C516-45DC  | D30          | Commercial      |
|            | CY7C516-45GC  | G68          |                 |
|            | CY7C516-45JC  | J81          |                 |
|            | CY7C516-45LC  | L81          |                 |
|            | CY7C516-45PC  | P29          |                 |
| 55         | CY7C516-55DC  | D30          | Commercial      |
|            | CY7C516-55GC  | G68          |                 |
|            | CY7C516-55JC  | J81          |                 |
|            | CY7C516-55LC  | L81          |                 |
|            | CY7C516-55PC  | P29          | Military        |
|            | CY7C516-55DMB | D30          |                 |
|            | CY7C516-55GMB | G68          |                 |
|            | CY7C516-55LMB | L81          |                 |
| 75         | CY7C516-75DC  | D30          | Commercial      |
|            | CY7C516-75GC  | G68          |                 |
|            | CY7C516-75JC  | J81          |                 |
|            | CY7C516-75LC  | L81          |                 |
|            | CY7C516-75PC  | P29          | Military        |
|            | CY7C516-75DMB | D30          |                 |
|            | CY7C516-75GMB | G68          |                 |
|            | CY7C516-75LMB | L81          |                 |

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------|--------------|-----------------|
| 38         | CY7C517-38DC  | D30          |                 |
|            | CY7C517-38GC  | G68          |                 |
|            | CY7C517-38JC  | J81          |                 |
|            | CY7C517-38LC  | L81          |                 |
| 42         | CY7C517-42DMB | D30          | Military        |
|            | CY7C517-42GMB | G68          |                 |
|            | CY7C517-42LMB | L81          |                 |
| 45         | CY7C517-45DC  | D30          | Commercial      |
|            | CY7C517-45GC  | G68          |                 |
|            | CY7C517-45JC  | J81          |                 |
|            | CY7C517-45LC  | L81          |                 |
|            | CY7C517-45PC  | P29          |                 |
| 55         | CY7C517-55DC  | D30          | Commercial      |
|            | CY7C517-55GC  | G68          |                 |
|            | CY7C517-55JC  | J81          |                 |
|            | CY7C517-55LC  | L81          |                 |
|            | CY7C517-55PC  | P29          | Military        |
|            | CY7C517-55DMB | D30          |                 |
|            | CY7C517-55GMB | G68          |                 |
|            | CY7C517-55LMB | L81          |                 |
| 75         | CY7C517-75DC  | D30          | Commercial      |
|            | CY7C517-75GC  | G68          |                 |
|            | CY7C517-75JC  | J81          |                 |
|            | CY7C517-75LC  | L81          |                 |
|            | CY7C517-75PC  | P29          | Military        |
|            | CY7C517-75DMB | D30          |                 |
|            | CY7C517-75GMB | G68          |                 |
|            | CY7C517-75LMB | L81          |                 |

**MILITARY SPECIFICATIONS**  
**Group A Subgroup Testing**

**DC Characteristics**

| Parameters            | Subgroups |
|-----------------------|-----------|
| V <sub>OH</sub>       | 1, 2, 3   |
| V <sub>OL</sub>       | 1, 2, 3   |
| V <sub>IH</sub>       | 1, 2, 3   |
| V <sub>IL</sub>       | 1, 2, 3   |
| I <sub>OH</sub>       | 1, 2, 3   |
| I <sub>OL</sub>       | 1, 2, 3   |
| I <sub>IX</sub>       | 1, 2, 3   |
| I <sub>OS</sub>       | 1, 2, 3   |
| I <sub>OZL</sub>      | 1, 2, 3   |
| I <sub>OZH</sub>      | 1, 2, 3   |
| I <sub>CC(Q1)</sub>   | 1, 2, 3   |
| I <sub>CC(Q2)</sub>   | 1, 2, 3   |
| I <sub>CC(Max.)</sub> | 1, 2, 3   |

**Switching Characteristics**

| Parameters                          | Subgroups       |
|-------------------------------------|-----------------|
| t <sub>MUC</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>MC</sub>                     | 7, 8, 9, 10, 11 |
| t <sub>S</sub>                      | 7, 8, 9, 10, 11 |
| t <sub>H</sub>                      | 7, 8, 9, 10, 11 |
| t <sub>SE</sub>                     | 7, 8, 9, 10, 11 |
| t <sub>HE</sub>                     | 7, 8, 9, 10, 11 |
| t <sub>PWH</sub> , t <sub>PWL</sub> | 7, 8, 9, 10, 11 |
| t <sub>PDSEL</sub>                  | 7, 8, 9, 10, 11 |
| t <sub>PDP</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>PDY</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>PHZ</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>PLZ</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>PZH</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>LZL</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>LZH</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>LLZ</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>LHZ</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>PZL</sub>                    | 7, 8, 9, 10, 11 |
| t <sub>HCL</sub>                    | 7, 8, 9, 10, 11 |

Document #: 38-00018-D