HD61100A (LCD Driver with 80-Channel Output)

Description

The HD61100A is a driver LSI for liquid crystal display systems. It receives serial display data from a display control LSI, HD61830, etc., and generates liquid crystal driving signals.

It has liquid crystal driving outputs which correspond to internal 80-bit flip/flops. Both static drive and dynamic drive are possible according to the combination of transfer clock frequency and latch clock frequency.

Features

- Liquid crystal display driver with serial/parallel conversion function
- Internal liquid crystal display driver: 80 drivers
- Display duty cycle Any duty cycle is selectable according to combination of transfer clock and latch clock
- Data transfer rate: 2.5 MHz max.
 - Power supply

 V_{CC} : +5 V ± 10% (Internal logic)

 V_{EE} : 0 to -1.5 V (Liquid crystal display driver circuit)

- Liquid crystal driving level: 17.0 V max.
- CMOS process
- 100-pin flat plastic package (FP-100)

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note	
Supply voltage (1)	Vcc	- 0.3 to +7.0	٧	2	
Supply voltage (2)	VEE	Vcc - 19.0 to Vcc + 0.3	٧		
Terminal voltage (1)	V _{T1}	- 0.3 to V _{CC} + 0.3	٧	2, 3	
Terminal voltage (2)	V _{T2}	V _{EE} - 0.3 to V _{CC} + 0.3	٧	4	
Operating temperature	Topr	- 20 to +75	°C		
Storage temperature	Tstg	- 55 to +125	°C		

Notes: 1.

- LSIs may be permanently destroyed if used beyond the absolute maximum ratings. In ordinary operation, it is desirable to use them within the limits of electrical characteristics, because using it beyond these conditions may cause malfunction and poor reliability.
- 2. All voltage values are referred to GND = 0 V.
- 3. Applies to input terminals, FCS, SHL, CL1, CL2, DL, DR, E, and M.
- Applies to V_{1L}, V_{1R}, V_{2L}, V_{2R}, V_{3L}, V_{3R}, V_{4L} and V_{4R}. Must maintain:


 $V_{CC} \ge V_{1L} = V_{1R} \ge V_{3L} = V_{3R} \ge V_{4L} = V_{4R} \ge V_{2L} = V_{2R} \ge V_{EE}$.

Connect a protection resistor of 15 Ω ± 10% to each terminals in series.

HITACHI

256

Pin Arrangement



HITACHI

HD61100A

Electrical Characteristics

DC Characteristics

 $(V_{CC} = 5 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V}, V_{EE} = 0 \text{ to } -11.5 \text{ V}, Ta = -20 \text{ to } +75^{\circ}\text{C})$

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Note
Input high voltage	VIH	0.7 × V _{CC}	_	Vcc	٧		1
Input low voltage	V _{IL}	0	_	0.3 × Vcc	٧		1
Output high voltage	Vон	Vcc -0.4	_	_	٧	loн = - 400 μA	2
Output low voltage	Vol	_	_	0.4	٧	loL = +400 μA	2
Driver resistance	Pon		-	7.5	kΩ	V _{EE} = - 10 V, Load current = 100 μA	3
Input leakage current	liL1	-1		+1	μА	VIN = 0 to Vcc	1
Input leakage current	l _{IL2}	-2	_	+2	μА	VIN = VEE to VCC	4
Dissipation current (1)	IGND			1.0	mA		5
Dissipation current (2)	lee		_	0.1	mA		5

Notes: 1. Applies to CL1, CL2, FCS, SHL, E, M, DL, and DR.

2. Applies to DL, DR, and CAR.

3. Applies to Y1-Y80.

4. Applies to V_{1L} , V_{1R} , V_{2L} , V_{2R} , V_{3L} , V_{3R} , V_{4L} , and V_{4R} .

5. Specified when display data is transferred under following conditions:

CL2 frequency fcp2 = 2.5 MHz (data transfer rate)

CL1 frequency fcP1 = 4.48 kHz (data latch frequency)

M frequency f_M = 30 Hz (frame frequency/2)

Specified when VIH = VCC, VIL = GND and no load on outputs.


IGND: currents between Vcc and GND.

IEE: currents between VCC and VEE.

AC Characteristics (V_{CC} = 5 V ± 10%. GND = 0 V, V_{EE} = 0 to -11.5 V, Ta = -20 to +75°C)

item	Symbol	Min	Тур	Max	Unit	Test	Condition	Note
Clock cycle time	tcyc	400	_		ns			
Clock high level width	tcwn	150			ns			
Clock low level width	tcwL	150	_		ns			
Clock setup time	tscL	100			ns			
Clock hold time	tHCL	100	_	_	ns			
Clock rise/fall time	tct	_		30	ns			
Clock phase different time	tcL	100	_		ns			
Data setup time	tosu	80			ns			
Data hold time	t _{DH}	100	_		ns			·
E setup time	tesu	200	_	_	ns		· · · · · · · · · · · · · · · · · · ·	
Output delay time	tDCAR .	_	_	300	ns			1
M phase difference time	t _{CM}	_	_	300	ns	•		


Note: 1. The following load circuits are connected for specification:



HITACHI

Block Diagram

260



HITACHI

Block Function

Liquid Crystal Display Driver Circuit

The combination of the data from the latch circuit 2 and M signal causes one of the 4 liquid crystal driver levels, V1, V2, V3 and V4 to be output.

80-bit Latch Circuit 2

The data from latch circuit 1 is latched at the fall of CL1 and output to liquid crystal display driver circuit.

S/P

Serial/Parallel conversion circuit which converts 1bit data into 4-bit data. When SHL is "L" level, data from DL is converted into 4-bit data and transferred to the latch circuit 1. In this case, don't connect any lines to terminal DR which is in the output status.

When SHL is "H" level, input data from terminal DR without connecting any lines to terminal DL.

80-bit Latch Circuit 1

The 4-bit data is latched at $\phi 1$ to $\phi 20$ and output to latch circuit 2. When SHL is "L" level, the data from DL are latched one in order of $1\rightarrow 2\rightarrow 3 \dots \rightarrow 80$ of each latch. When SHL is "H" level, they are latched in a reverse order $(80\rightarrow 79\rightarrow 78 \dots \rightarrow 1)$.

Selector

The selector decodes output signals from the counter and generates latch clock \$1 to \$20. Wher the LSI is not active, \$1 to \$20 are not generated, so the data at latch circuit 1 is stored even if input data (DL, DR) changes.

Control Circuit

Controls operation: When E—F/F (enable F/F) indicates "1", S/P conversion is started by inputting "L" level to E. After 80-bit data has been all converted, CAR output turns into "L" level and E—F/F is reset to "0", and consequently the conversion stops. E—F/F is RS flip-flop circuit which gives priority to SET over RESET and is set at "H" level of CL1.

Counter consists of 7 bits, and the output signals of upper 5 bits are transferred to the selector. CAR signal turns into "H" level at the rise of CL1 and the number of bit which can be S/P-converted increases by connecting CAR terminal with E terminal of the next HD61100A.




261

HD61100A

Terminal Functions Description

Terminal Name	Number of .Terminals	1/0	Connected to	Functions
Vcc	1		Power	V _{CC} – GND: Power supply for internal logic
GND VEE	1 supply	supply	Vcc - VEE: Power supply for LCD drive circuit	
V ₁ L-V ₄ L	8		Power	Power supply for liquid crystal drive.
V _{1R} -V _{4R}			- • • • • • • • • • •	V_{1L} (V_{1R}), V_{2L} (V_{2R}): Selection level V_{3L} (V_{3R}), V_{4L} (V_{4R}): Non-selection level
				Power supplies connected with V_{1L} and V_{1R} (V_{2L} & V_{2R} , V_{3L} & V_{3R} , V_{4L} & V_{4R}) should have the same voltages.
Y1—Y80	80	0	LCD	Liquid crystal driver outputs.
				Selects one of the 4 levels, V1, V2, V3, and V4.
				Relation among output level, M and display data (D) is as follows:



M	1	` I	Controller	Switch signal to convert liquid crystal drive waveform in AC.					
CL1	1	ı	Controller	Latch clock	Latch clock of display data (fall edge trig				
				Liquid crystal driver signals corresponding to the dis data are output synchronized with the fall of CL1.					
CL2	1	1	Controller	Shift clock of display data (D). Falling edge trigger.					
DL, DR	2	1/0	Controller	Input of ser	ata (D).				
			(D)	Liquid Crystal Driver Output		Liquid Crystal Display			
				1 (High)	Selection level		On		
			0 (Low)	Non-sel	ection level	Off			
				I/O status o level.	f DL and DR	terminals depe	ends on SHL input		
				SHL	DL	DR			
				High	0	ı			
				Low		0			

HITACHI

Terminal Functions Description (cont)

Terminal Name	Number of Terminals	I/O	Connected to	Functio	ńs				
SHL	1	ı	V _{CC} or GND	Selects a shift direction of serial data.					
				When the serial data (D) is input in order of D1 \rightarrow the relations between the data (D) and output Y are follows.					
				SHL	Y 1	Y2	Y3	•••	Y80
			Low	D1	D2	D3	•••	D80	
				High	D80	D79	D78	•••	D1
·				lines should be connected to the terminal output state. When SHL is high, the relation between Direverses.					
Ē	1 I GND or t	GND or the	Controls the S/P conversion.						
	•	•					-		
		•	terminal CAR of the HD61100A		ration stop		is high, and	d the S/P	
CAR	1	0	terminal	Convers Used fo	ration stop ion starts r cascade	os when E when E is connection	is high, and	ID61100/	A to
CAR FCS	1		terminal CAR of the HD61100A Input terminal E of the	Used fo increase	ration stop ion starts r cascade	os when E when E is connection per of bits	is high, and low.	ID61100/	A to

Operation of the HD61100A

The following describes an LCD panel with 64×240 dots on which characters are displayed with 1/64 duty cycle dynamic drive. Figure 1 is an

example of liquid crystal display and connection to HD61100A's. Figure 2 is a time chart of HD61100A I/O signals.




Figure 1 LCD driver with 64 × 240 dots

HITACHI




Figure 2 HD61100A Timing Chart

HITACHI

Application Examples

An Example of 128 × 240 Dot Liquid Crystal Display (1/64 Duty Cycle)




Figure 3 128 × 240 Dot Liquid Crystal Display

The liquid crystal panel (figure 3) is divided into upper and lower parts. These two parts are driven separately. HD61100As No. 1 to No. 3 drive the upper half. Serial data, which are input from the DATA(1) terminal, appear at $Y_1 \rightarrow Y_2 \rightarrow \cdots Y_{80}$ of No. 1, then at $Y_1 \rightarrow Y_2 \rightarrow \cdots Y_{80}$ of No. 2 and then at $Y_1 \rightarrow Y_2 \rightarrow \cdots Y_{80}$ of No. 3 in the order in which they were input (in the case of SHL = low). HD61100As No. 4 to No. 6 drive the

lower half. Serial data, which are input from the DATA(2) terminal, appear at $Y_{80} \rightarrow Y_{79} \rightarrow \cdots Y_1$ of No. 4, then at $Y_{80} \rightarrow Y_{79} \rightarrow \cdots Y_1$ of No. 5 and then $Y_{80} \rightarrow Y_{79} \rightarrow \cdots Y_1$ of No. 6 in the order in which they were input (in the case of SHL = high). As shown in this example, PC board for display divided into upper and lower half can be easily designed by using SHL terminal effectively.

HITACHI

Example of 64 × 150 Dot Liquid Crystal Display (1/64 Duty Cycle, SHL = Low)




Figure 4 64 × 150 Dot Liquid Crystal Display

4-bit parallel process is used in this LSI to lessen the power dissipation. Thus, the sum of the dots in horizontal direction should be multiple of 4. If not, as this example (figure 4), consideration is needed for input signals (figure 5).




Figure 5 Input Dots, 150 Horizontal Dots

As the sum of dots in lateral direction is 150, 2 more dummy data bits are transferred ($152 = 4 \times 38$). Dummy data, which is output from Y71 and Y72 of No. 2, can be either 0 or 1 because these terminals do not connect with the liquid crystal display panel.

HITACHI