Am2971A

Advanced Micro Devices

Enhanced Programmable Event Generator (PEG)™

DISTINCTIVE CHARACTERISTICS


- Generates arbitrarily defined output sequences on 12 parallel outputs
- Timing resolution down to 10 ns
- Internal frequency-multiplying Phase-Locked Loop (PLL)
- Crystal-controlled on-chip oscillator
- Programmable trigger polarity and STOP function

GENERAL DESCRIPTION

The PEG is a versatile source of 12 simultaneous timing sequences. It can act as a digital substitute for multiple tapped delay lines or as a general-purpose user-programmable waveform generator.

Timing is derived from an external TTL source or an onchip crystal oscillator, combined with an on-chip programmable frequency-multiplying PLL and clock divider. This achieves excellent timing resolution, down to 10 ns, from low-cost stable frequency sources of 10 MHz or less. The PEG uses platinum-silicide fuse technology and is programmed similar to any other AMD PROM.


BLOCK DIAGRAM



05280-001A


Publication# 05280 Rev. E Amendment /0 Issue Date: January 1990

CONNECTION DIAGRAMS



* Top View, JEDEC type-C package (NC = No Connection)

LOGIC SYMBOL



Approximate Gate Count: 100

Die Size: 0.173" x 0.257"

05280-004A

THERMAL CHARACTERISTICS

	24-pin Ceramic DIP	44-pin Ceramic LCC	Unit
θ _{JC} Max. θ _{JA} Max.	. ''	15 75	°C/W

Am2971A

6-113

ORDERING INFORMATION Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

Speed Option (if applicable)

c. Package Type d. Temperature Range

e. Optional Processing



Valid Com	binations
AM2971A	DC, LC, XC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

6-114 Am2971A


MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option (If applicable)

- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Co	mbinations
AM2971A	/BJA, /BUA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

An-A

Addresses (inputs)

These three bits access the Start Address Generator which contains eight user-programmed start locations. Each cycle starts at the location pointed to by the Start Address Generator word selected by the A_0 – A_2 inputs. In the Program Mode, these inputs are unused and may be allowed to float.

CLK/X₁ and X₂ Clock/Crystal (Input/Output)

A TTL-level clock may be applied to the CLK/X_1 input, with the X_2 output left floating, or an AT-cut parallel resonant crystal may be connected between these two pins.

CLKOUT

Output Clock (Output)

CLKOUT is a clock output pin which may be used for system reference. The output frequency for CLKOUT (fo) is fuse-programmable to be either 0.5, 1, or 2 times the input frequency. This output is not valid in the Bypass Mode. In the Program Mode a high-voltage pulse is applied to CLKOUT to blow selected fuses.

FLTR

Filter

This pin is used to connect a 0.47-µF filter capacitor between the Phase-Locked Loop and ground when an external crystal is used or the PLL is selected. When clocking the PEG with an external TTL source greater than 10 MHz in the Bypass Mode, this pin should be tied LOW.

See Figure 8 for proper device decoupling with the PLL Bypassed.

T₀-T₁₁

Timing Outputs (Outputs; Active HIGH)

These are the twelve timing outputs which follow a user-programmed timing pattern. They are registered for glitch-free operation. In the Program and Verify Modes, T_0-T_{10} function as address inputs to access each individual fuse. T_0-T_5 serve as Row Address inputs, and T_8-T_{10} serve as Column Address inputs (see Table 6). After power-up, these outputs are all LOW. T_{11} functions as data input in the Program Mode and as data output in the Verify Mode.

TRIG

Trigger (Input)

The timing cycle of the PEG can be started by either the rising or falling edge of the start (TRIG) pulse; the polarity is defined as a fuse option (fuse #621) in the TRIGGER POLARITY block. The trailing edge of the start (TRIG) pulse stops the timing sequence if the STOP TRIG fuse (fuse #622) is left unprogrammed (0).

POWER, GROUND

TTL/PLL Power Pair

There are two sets of V_{CC} and ground pins. One power pair is used by the PLL (Phase-Locked Loop) and the internal ECL circuitry. The other power pair is used by the remainder of the chip (TTL). Surface-mount packages have additional supply connections. All power and grounds must be connected regardless of mode of operation.

FUNCTIONAL DESCRIPTION

The leading edge of the trigger pulse (polarity is fuse-programmable) causes the continuously running internal clock to step through the on-chip PROM addresses, starting at one of eight fuse-programmed locations selected by the A_{0-2} inputs.

Each addressed PROM location generates a fuse-programmed 12-bit pattern on the T_{0-11} outputs, and internally generates the fuse-programmable next PROM address as well as a fuse-programmable STOP bit, if desired. Since there is no program counter, there is an almost infinite number of ways of programming the PEG for any desired output pattern. The user will most likely choose an ascending address sequence, but this is only one of many arbitrary choices.

The address sequence can loop but cannot execute conditional jumps.

The sequence of operations stops either as a result of the trailing edge of the trigger pulse (if so enabled by a fuse) or by the programmable STOP bit. A new sequence can only be started after the previous sequence has stopped.

The internal clock frequency, f_C (see Operational Description for an explanation of all internal and external signal frequencies), is derived from and is proportional to the frequency on the X_1 input, which is either an external TTL signal or the resonant frequency of a crystal connected between X_1 and X_2 . Controlled by programmable fuses, the frequency on X_1 is either used directly or is first multiplied by a factor of 1.25, 2.5, 5, or 10 to generate the internal clock frequency. A clock output is available; its frequency (fuse-programmable) is either half, double, or equal to the frequency on X_1 . This output is not valid in the Bypass Mode.

Operational Description

Frequency Definitions

To avoid confusion, the definitions of the various frequencies associated with the PEG are given below:

6-116 Am2971A

- f_1 = This is the user's Input Frequency into the CLK/X_1 pin.
- fo = This is the PEG's Output Frequency at the CLKOUT pin. A CLKOUT signal is valid only when the PLL is used.
- fc = This is the Internal Clock Frequency, which is gated into the event generator state machine. When a timing sequence has been stopped, there is no fc.
- fA = This is the Internal Altered Input Frequency, which is equivalent to fc in value. This frequency is always generated, but it is not gated to the state machine (thus becoming fc) unless a sequence is started.
- f_{PLL} = This is the Phase-Locked Loop Frequency $(f_1 \times 5 \text{ or } f_1 \times 10)$.

TRIG-to-Output Delay

Operation of the PEG is initiated by a transition (of programmed polarity) on the TRIG input. This transition starts a series of internal events which lead to the clocking of the T_0 — T_{11} output registers and to programmed changes on these outputs.

There are two possible conditions:

If the TRIG transition is synchronous with the frequency on X_1 (i.e., X_1 is a TTL clock signal and TRIG is synchronized with it), then the TRIG-to-output delay can be well-controlled, but the designer must analyze the timing and programming relationship carefully, as described below.

In the more normal case where TRIG is asynchronous to the frequency on X_1 , the TRIG-to-output delay can be described very simply, but has an unavoidable uncertainty of one internal clock period.

Trigger Asynchronous

Start Delay

The delay from the active trigger edge to the first possible change of output pattern on T_0 – T_{11} is the sum of:

- Propagation delays in the trigger circuit plus output driver,
- Up to one clock period of f_A due to the asynchronous relationship between TRIG and f_A, and
- One clock period of f_A (used internally to prevent metastable operation).

Stop Delay

A timing sequence can be stopped either by the trailing edge of the start (TRIG) pulse (if so enabled by leaving

fuse #622 unprogrammed) or by a programmed STOP bit in the Next Address/Event Generator fuse block.

The timing sequence stops when it detects either or both of these conditions. If stopped by a programmed STOP bit, the outputs remain at the level that is programmed in the <u>same</u> address location as the STOP bit. If stopped from the TRIG input, there is a delay equivalent to the starting delay.

Trigger Synchronous

Detailed Analysis of the Start and Stop Timing Sequences

The operation of the TRIG function can best be described by a synchronous state machine which uses f_A as the clock. All transitions occur on the rising clock edge. Figure 1 is the state diagram, Figure 2 the equivalent timing diagram. The state diagram uses the terms "active" and "inactive" edges of TRIG, since the actual polarity of TRIG is user-programmable.

State A is the idle state, after a reset or after operation has stopped for more than two periods of f_A . In state A, Select and f_C are HIGH (i.e., the Next Address/Event Generator PROM is addressed from the Start Address Generator PROM), but the output registers are not clocked; they retain their previous value.


When TRIG goes active, the next rising edge of f_A forces the state machine into state B and causes f_C to be equal to f_A . The output registers are still not clocked.

The next rising edge of fA forces the state machine into state C, clocks the output from the Next Address/Event Generator PROM into the output register and forces Select LOW. Subsequent cycles use the registered "next address" output as an address to the Next Address/Event Generator PROM. State C lasts until a STOP condition is encountered.

When a STOP condition is encountered, the next rising edge of fc forces the state machine into state D. If TRIG goes active while the state machine is in state D, the next rising edge of fA will cause it to go to state B; otherwise it will go to state A.


The shortest possible sequence is A-B-C-D-A, staying one fa period in states B, C, D.

The fastest possible retrigger goes C-D-B-C, staying one fa period in states D and B, at frequencies below 50 MHz. At frequencies greater than 50 MHz, the PEG will stay two clock periods in state D.



05280-005A

Figure 1. State Machine Diagram



05280-006A

Figure 2. State Machine Timing (Bypass Mode)

Start And Stop Timing Synchronous With fi

The following paragraphs describe in detail the timing relationship and requirements between TRIG and the output changes on T_0 – T_{11} , provided that TRIG is synchronous with $f_{\rm L}$

Bypass Mode (fc = fi)

TRIG must change from inactive to active for a specified setup time before the rising edge on X₁ and must stay active at least until 5 ns after the next subsequent rising edge on X₁. If the inactive-going edge of TRIG is programmed as a STOP condition, the shortest legitimate TRIG pulse will cause the state machine to cycle from state A to B to C to D, clocking the output register twice (first with the code accessed by the start address, then with the code accessed by the "next address" bits). If TRIG lasts additional X₁ clock periods, the state machine will spend this additional time in state C and the PEG will step through more codes.

PLL x5 or x10 Mode

When the fpll output is used as fa, either 5 or 10 internal

clock cycles occur for every f_I clock cycle. Since f_A is phase-synchronized to the rising edge of X_I , the timing analysis is very similar to the previous one, with f_A substituted for periods on X_I . The setup times associated with f_I also apply to f_A , since f_A is in phase with f_I . If the TRIG setup time with respect to X_I exceeds one f_{PLL} period, then the state machine may trigger on the earlier internal clock. Because of the spread of guaranteed device parameters, an uncertainty is introduced. Thus, using the "STOP-from-TRIG" feature to generate a predetermined number of output sequences could result in an incorrect number of transitions (either more or less).

+2 or +4 Mode

In this mode the rising transitions of f_A are no longer uniquely related to the rising transitions of f_I or f_{PLL} , since the +2 counter can be in either of two starting states and the +4 counter can be in any one of four possible starting states.

The START and STOP sequences, therefore, have an additional unpredictable delay of either a 0 or 1/2 period of f_A (if +2 is chosen), or either a 0, 1/4, 1/2, or 3/4 period of f_A (if +4 if chosen).




Figure 3. PLL Mode

05280-007A

6-118

Am2971A




Figure 4. +2 Mode

05280-008A




Figure 5. +4 Mode

05280-009A

Output Skew and Jitter

The twelve timing waveform outputs (T₀–T₁₁) are synchronized internally in an output register in order to minimize output skew.

The guaranteed maximum value for the remaining skew is specified by parameters 6–10 in the Switching Characteristics Table (depending upon the PEG version used and the number and type of transitions).

See Switching Characteristics for tighter skew specifications of certain outputs. More closely matched outputs should be used for more critical timing.

Any oscillator, and especially a Phase-Locked Loop, exhibits a certain amount of jitter — random phase modulation of the internal clock. Such jitter affects all outputs together (synchronously).

Jitter is typically less than ± 1.0 ns for the ceramic DIP and Flatpack, and less than ± 0.5 ns for the LCC package.

Output Event Resolution

Each of the twelve timing waveform outputs (T₀-T₁₁) can be programmed to change on any rising edge of the internal clock frequency (f_c), with the following restrictions:

The Am2971A has a maximum operating frequency of 100 MHz with a TTL source, all outputs in use. An output resolution of 10 ns for transitions of the same output or between transitions of different outputs is obtainable when a maximum of nine outputs (any nine) are used, resolution within the same output is 20 ns, and 10 ns between outputs. If a crystal is used to clock the Am2971A, all outputs may be used, but only six outputs (any six) can be programmed to switch simultaneously. The output resolution with six outputs switching can be 10 ns within or between outputs. At internal frequencies less than 85 MHz, there are no programming restrictions (all outputs can switch simultaneously).

6-119

Table 1. Output Resolution (Between Successive Transitions of the Same Output)

Number of outputs swi simultaneously	tching	12, 11, 10	9, 8, 7	6, 5, 4, 3, 2, 1
TTI 011-0	PLL	00.70	10 ns	10 ns
TTL Clock Source	Bypass	20 ns	10 118	10 115
Crystal Clock Source		Not Allowed	Not Allowed	10 ns

Oscillator

The Am2971A contains an inverting linear amplifier which can be used as a crystal oscillator. Various types of crystals are available, and the manufacturers' literature should be consulted to determine the appropriate type.

Crystal frequency varies with load capacitance. It is therefore important to match the load specified by the crystal manufacturer for a standard crystal (usually 32 pF), or to specify the load when ordering a special crystal.

The circuit of a typical 1st-harmonic oscillator is shown in Figure 6. The crystal load is comprised of the two 68-pF capacitors effectively in series. This 34 pF approximates the standard 32-pF crystal load. If a closer match is required, one of the capacitors should be replaced with a parallel combination of a fixed capacitor and a trimmer.

A typical crystal specification for use in this circuit is:

Frequency Range: 2-20 MHz

Resonance: AT, Parallel Resonant Mode

Load: 32 pF

Stability: to match system requirements

In order to eliminate stray pick-up, it is good practice to ground the case of the crystal and to keep all connections as short as possible.


At fundamental frequencies below 6 MHz, the crystal might accidently operate in 3rd-harmonic mode. To prevent this, a resistor should be added in series with the X_2 pin as shown in the circuit diagram (Figure 6).

The resistor value should equal the impedance of C:

$$R = XC = \frac{1}{2\pi f^*C} = \frac{2342 \Omega}{f(MHz)}$$
 Example: $R = 390 \Omega$ for 6 MHz

Design Considerations

- Oscillator external connections must be less than 1" long—wirewrap is not recommended.
- V_{CC} and GND connections to power plane should be less than 1/2" long.
- Effective supply decoupling over a broad frequency range is mandatory (Reference Figures 7 and 8).



05280-010A

Figure 6. Am2971A Crystal Oscillator Circuit




Figure 7. Am2971A Recommended Layout and Decoupling (Crystal Input)




Figure 8. PEG Decoupling With PLL Bypassed

Bypass Mode Decoupling

When using the PEG with a direct TTL source above 10 MHz with the PLL bypassed, the decoupling shown in Figure 8 is mandatory.

The decoupling of the FLTR (filter) pin is necessary at frequencies higher than 10 MHz because the PLL will attempt to lock onto the incoming clock signal at CLK/X₁. This can cause anomalies in device operation and increase device jitter. Grounding the FLTR pin will isolate the PLL from the incoming clock and permit proper operation of the PEG.

PROGRAMMING

JEDEC Fuse Map

Table 6 shows the JEDEC fuse map and describes the

fuse-addressing mechanism. For programming purposes the fuses are addressed by using $T_0\!-\!T_{10}$ as inputs.

Each of the 622 fuses is addressed individually and programmed (output HIGH) or left unprogrammed (output LOW) by the equivalent level on T_{11} .

The fuses are addressed by a row/column matrix:

Input signals on pins T_0 – T_5 define the row (T_0 = LSB, T_5 = MSB).

Input signals on pins T_6-T_{10} define the column ($T_6=LSB,\,T_{10}=MSB$).

(Table 6 uses decimal notation for rows and columns. Note that there is no direct relationship between the row and column addresses and the fuse number. The fuse number is only used to refer to a particular fuse.)

In the Next Address/Event Block, each row describes the fuses used in one event. The bits accessed by columns 0 to 4 represent the Next Address column (address 0 accesses the LSB of the next address), the bits accessed by columns 5 through 16 represent the 12 output levels (column address 5 accesses the bit that uses To as an output), and column address 17 accesses the STOP bit.

In the Start Address Block, the eight starting addresses are programmed by row addresses 32–39 (row address 32 programs the 5-bit word that defines the starting address selected by a 0 on the A_0 – A_2 inputs, row address 39 programs the word that defines the starting address selected by a 7 on the A_0 – A_2 inputs).

The Control Fuses (Reference Tables 2, and 6, and Figure 9) are accessed by row address 40 and column

addresses 23–29. The functions of these fuses are described below:

Fuse #616: 0 = Divide-by-2 divider is not selected

1 = Divide-by-2 divider is selected

(#617 must be zero)

Fuse #617: 0 = Divide-by-4 divider is not selected

1 = Divide-by-4 divider is selected

(#616 must be zero)

Fuse #618: 0 = fA is generated from PLL output

 $1 = f_A = f_I$

Fuse #619: 0 = PLL multiplies by 10

1 = PLL multiplies by 5 Fuse #620: $0 = f_0 = f_{PLL}$ divided by 10

 $1 = f_0 = f_{PLL} \text{ divided by 5}$

Fuse #621: 0 = Start on rising edge of TRIG

1 = Stop on falling edge of TRIG

Fuse #622: 0 = Stop on trailing edge of TRIG (polarity defined by #621)

1 = No stop on trailing edge of TRIG

Table 2. Clock Logic Control Fuses

	Fu	se Pattern			Interna	Clock	CLK	TUC
#616	#617	#618	#619	#620	fA	(fc)	fo)
0	0	0	0	0	10	X fı	1	Χfι
1	0	0	0	0	5	X f _l	1	X fı
0	1	0	0	0	2.5	X fı	1	X fı
0	0	0	0	1	10	X f _l	2	X fı
1	0	0	0	1	5	X f _l	2	X fı
0	1	0	0	1	2.5	X f _l	2	Χfι
0	0	0	1	0	5	X fı	0.5	Χfι
1	0	0	1	0	2.5	X f _i	0.5	X fi
0	1	0	1	0	1.25	X f _i	0.5	X fı
0	0	0	1	1	5	X f _i	1	Χfι
1	0	0	1	1	2.5	X f _i	1	X fı
0	1	0	1	1	1.25	X f _l	1	X fı
X	X	1	0	0	1	X fı	1	X fı
Х	X	1	0	1	1	X f _l	2	X f
X	X	1	1	0	1	X fı	0.5	X fı
X	X	1	1	1	1	X f _I	1	X fı
1	1	Х	Х	Х		Illegal	code	

Note: fi is the frequency on the X1 input.




Figure 9. Clock Logic Control Fuse Locations

05280-012A




Figure 10. Programming and Verify Mode Timing

05280-013A

Programming Procedure

The following section describes the hardware requirements for programming the PEG.

This information is supplied for the designer of programming equipment. Normally the user of a PEG will utilize commercially available programming equipment and therefore has no need to study these pages (programming equipment information can be found in Table 3).

The PEG, like all AMD bipolar PROMs and PALs[®], is programmed by selectively blowing platinum-silicide fuse links, one link at a time.

The table of programming parameters specifies not only the required voltage levels, but also the delays between the various actions (rise times for T_{11} and CLKOUT), and the length of the programming pulse t_P .

During the program and verify operation, TRIG must be pulled to V_{OP} (15 V) which disables the T_0-T_{11} and CLKOUT outputs. The fuse to be programmed (or verified) is selected by applying Row and Column addresses (see Figure 10) to T_0-T_{10} . (T_0 is the LSB of the Row address, T_6 is the LSB of the Column address). The selected fuse is programmed (blown, changed from 0 to 1) by a logic HIGH on T_{11} and a V_{IHH} pulse (12 V, $40-100\,\mu s$) on CLKOUT. It is common practice to verify each fuse-programming operation by three-stating the signal driving T_{11} and then applying a LOW level to CLKOUT. A blown link is indicated by a HIGH output on T_{11} .

Most links will open within the specified programming time. Occasionally a link might be stronger and require an additional programming pulse of longer duration (4 to 10 ms).

Am2971A 6-123

After the link has been verified, programming proceeds to the next link. After all links have been programmed, the entire array should be verified. An unprogrammed fuse (0) is indicated by a LOW on T₁₁; a programmed fuse (1) by a HIGH on T₁₁.

All unprogrammed (unblown) fuses are 0.

An unprogrammed fuse in the Next Event/Address Block generates a LOW on the outputs and a 0 as the next address. (The user can take advantage of this fact to "repair" a program error. For example: If address 31

had been left unprogrammed, any erroneously programmed location (0-3) can be moved to address 31 by programming the additional "1's" in the Next-Address field of the preceding word).

Table 3 is a list of recommended suppliers for Am2971A programming support. Each supplier is required to complete qualification by AMD to ensure high programming yields. An asterisk indicates a certified supplier (qualification complete). Consult your AMD Sales Representative to determine the current status of vendors noted as TBD or for other available models.

Table 3. Programming Equipment Information

Supplier and Location	Programmer Model(s)	Personality Modules	Socket Adaptors	Development Software		
*Digelec, Inc.	u803B	FAM 12	DA 42			
Ocean, NJ 201-493-2420	860					
Stag Microsystems Santa Clara, CA 800-227-8836 800-222-7824	ZM 2200	_	_	_		
Varix, Inc.	SP 0300	_				
Dallas, TX 214-437-0777	GP 1140					
*AMD, Inc. Sunnyvale, CA 800-538-8450	Data I/O Model 29/B	UniPak™ 2/2B	AmPEGASUS™	AmPEGPDS		
Inlab, Inc. Broomfield, CO 800-237-6759	Inlab 28	_	_	A.C.E.		
Kontron, Inc. Mountain View, CA 415-965-7020	EPP80	UPM/B	_	_		
Minato, KK Tokyo, Japan	TBD	TBD	TBD			
Data I/O, Inc. Redmond, WA 206-881-6444	UniSite™ 40	_	_	_		

^{*}Certified supplier (qualification complete).

UniPak and UniSite are trademarks of Data I/O Corporation.

Table 4. Programming Procedure

Step	Item	Description
1	Determine location of fuses which are to be blown	
2	Set TRIG = V _{OP}	This disables T ₀ –T ₁₁ as outputs and prepares the chip for programming.
3	Set CLKOUT = V _{IHP}	This will three-state T_{11} and cause it to float up to V_{IHP} .
4	Set T ₁₁ = V _{IHP} after t _D	This prepares T ₁₁ to accept the programming current which will be gated through CLKOUT.
5	Set CLKOUT = V _{IHH} after t _D for programming time, t _{PF}	This gates the programming current to T ₁₁ .
6	Set CLKOUT = V _{IHP}	This removes the programming current from CLKOUT.
7	Remove applied voltage from T ₁₁	This sets up T ₁₁ as output for Program Verification.

Table 5. Programming Verification Procedure

Step	Item	Description
1	Set TRIG = V _{OP} after t _D	TRIG remains at VoP during the entire programming/verify cycle.
2	Set CLKOUT = V _{ILP} after t _D	This enables T ₁₁ as an output.
3a	Verify T ₁₁ = V _{OHP} (Note 1)	This condition occurs if programming has been successful.
3b	Verify T ₁₁ = V _{OLP} (Note 2)	This condition occurs if programming has been unsuccessful.

Notes: 1. If verify indicates programming has been successful, proceed to the next fuse and program using the programming steps of the previous table.

^{2.} If verify indicates programming has been unsuccessful, return to the same fuse and re-attempt programming using the programming time tps.

Table 6. JEDEC Fuse Numbers*

BLOCK		NEXT ADDRESS/ EVENT GENERATOR FUSES											START ADDRESS FUSES							CLOCK CONTROL &	INIGGEN POLANITI POSES																				
			5 26 27 28 29	1 1	1 1 1 1	1 1	1 1 1 1 .	1 1 1 .	1 1 1 1 1	1 1	1 	 			1		1	1 1 1 1	1 1 1	1 1 1	1 1 1 .	1 1 1 .			1 1 1 1		1 1 1	[1	1 1 1		1 1 1 1	 			1	1 1 1		618 619 620 621 622	
		™ S B	2 23 24 25		1 1	! ! !	1 1	1 1	1 1]	 	1	! ! 	 	1	1	1	1 1 1	 	1	1 1	 	1 ! !		1 1	1 1	 	; ; ;)		 		 	} 		 	ا ا ا	 	5	- 616 617 618	
umbers*		20,00	19 20 21 22	1	1	 	1 1	 	1 1 1]]]	 	; 		 	1	1	 	 	1	! ! !	1 1 1	1	! ! !		1	1 1 1	1 1 1	 	 ! ! ! !	1 1	1 1		8/9	25 25 26 26 26 26 26 26 26 26 26 26 26 26 26	200	8 6	603	607 608 609 610	613 614	1	
Table 6. JEDEC Fuse Numbers* FUSE		M SB L S T L S D T B D T B	16 17 18	16 17 —	88 1	52 53	7 7 7	- 68 - 88 - 88	106 107 —	124 125 —		160 161	1 1 1 1 1 1		232 233	250 251 —		286 287 —	304 305	322 323 —	340 341 -	358 359	3/6 3//	412 413 -	430 431 —	448 449 —	466 467	484 485 503 503		538 539	- 226 557	- 6/6 9/5		6 186 I						 	
Table 6. JE FUSE	COLUMN	CURRENT EVENT To-T11	10 11 12 13 14 15	13 14	29 30 31 32	47 48 49 50	64 65 66 67 68 69	83 84 85 86	101 102 103 104 1	119 120 121 122 1	137 138 139 140 1	154 155 156 157 158 159	01 102 103 104 1	208 209 210 211 212 3	205 227 228 229 230	246 247 248	262 263 264 265 266	279 280 281 282 283 284 285	300 301 302	319 320	36 337 338		369 370 371 372 373 374 375	409 410	428	446	\$	4// 4/8 4/9 480 481 482 483	518	238	553 554	268 268 2/0 2/1 2/2 2/3	 	1 1 1 1 1	 		 		 	1 1 1 1	
		L CURI S B	5 6 7 8 9	5 6 7 8 9	24 25 26 2	41 42 43 44 45	59 60 61 62 63	77 78 79 80 81	95 96 97 98 99	114 115 116 1	132 133 134 1	49 150 151 152 153	167 100 109 1/0 1/1 185 186 187 188 180	204 205 206 2	222 223 224	239 240 241 242 243	258 259 260	275 276 277 278 279	293 294 295 296 297	312 313 314 3	332	348 349 350	365 366 367 368 368	402 403 404 2	421 422	439 440	457 458	4/3 4/4 4/5 4/6 4//	511 512	529 530	546 547 548 549	263 364 363 366 367	1 1 1 1	 	 	 	1 1		1 1 1	1	
		NEXT S ADDRESS B	0 1 2 3 4	1 2 3	5	37 38 39	55 55	73 74 75	91 92 93 94	109 110 111 112	127 128 129 130 1	145 146 147 148 1	181 182 183 184 1	199 200 201 202 3	217 218 219 220 3	235 236 237 238	253 254 255 256 2	271 272 273 274	289 290 291 292	307 308 309 310	325 326 327 328	343 344 345 346	361 362 363 364	397 398 399 400	415 416 417 418	433 434 435 436	451 452 453 454	469 470 471 472	505 506 507 508	523 524 525 526		228 260 261 262	 	1							
	۲	BOL	ROW C	•	-					9				2 7										_				_		_		+								6	

as Timing Outputs providing 12 programmable, registered output waveforms during normal operation (the output, T11, provides the fuse condition during program or verity).

Includes: finternal CLK, CLKOUT, TRIG Polarity and Stop Bit.

:

Am2971A

6-126

PROGRAMMING PARAMETERS (TA, TC = +25°C)

Parameter Symbol	Parameter Description		Min.	Тур.	Max.	Unit		
ViHH	Control Pin Extra HIGH Level		11	12	13	V		
V _{OP}	Program Voltage at 15-200 mA		14	15	16	٧		
VIHP	Input HIGH Level During Programming and Ve	rify	2.4	5	5.5	V		
VILP	Input LOW Level During Programming and Ver	0	0.3	0.5	V			
V	V During Programming @ I 250 mA	COM'L	5	5.2	5.5	v		
V _{CCP}	V _{CC} During Programming @ I _{CC} = 250 mA	MIL	5	5.2	5.5			
dV _{T11} /dt	Rate of Output Enable Voltage Change (T11 Ris	sing Edge)	20		250	V/µs		
dV _{CLKOUT} /dt	Rate of Fuse Enable Voltage Change (CLKOUT Rising Edge)		100		1000	V/μs		
•-	Programming Time First Attempt, tPF		40	50	100	μs		
tр	Programming Time Subsequent Attempts, tps		4	5	10	ms		
to	Delays Between Various Level Changes		100	200	1000	ns		
tv	Period During which Timing Output, T _n is Valid Program Verification	for			500	ns		
VOHP	Output HIGH Level During Programming and V	erify	2.5	5	5.5	V		
VOLP	Output LOW Level During Programming and V	erify	0	0.3	0.4	V		

Note: 1. Parameters are not tested, but are guaranteed by design.

Table 7. PEG Summary

Parameter Description	Am2971A
Max. Operating Frequency	100 MHz
Max. 12-Output Skews:	
LOW-to-HIGH	2.5 ns
HIGH-to-LOW	2.5 ns
Opposite	6.5 ns
Max. Matched Output Skews: *	Down to:
LOW-to-HIGH	1.0 ns
HIGH-to-LOW	1.0 ns
Opposite	6.5 ns
Icc, Maximum	425 mA
On-Chip Crystal Oscillator	Yes
Minimum Output Resolution:	
Between Outputs	10 ns
Same Output	10 ns

^{*} See AC Switching Characteristics

PEG SUPPORT

Ampegasus

AMD's PEG Adaptor Socket and Universal Software (Am-PEGASUS) is a passive programmer adaptor socket made for use in conjunction with Data I/O Corporation's Model 29/29A/29B Universal Programmer equipped with a UniPak 2/2A/2B adaptor. This passive unit makes use of the generic 2K x 8 PROM socket by reassigning the PROM configuration into a PEG pin configuration and programming algorithm. The socket draws its power from the Model 29 and contains protective circuitry to provide additional safeguards for the UniPak. Additional information can be obtained from the AmPEGASUS User's Manual, PID# 09241A.

AmPEGPDS

AMD's PEG Programming Development Software (Am-PEGPDS) is a software tool designed to aid the user in creating fuse map in the JEDEC standard for programming a PEG device. The main purpose of the software is to create and translate the input specification into a format that can be accepted by the programmer. The input specification is created by the designer using Am-PEGPDS as an editor. AmPEGPDS is available on a standard 5-1/4" floppy disk, included in both of the PEG Application Kits described as follows.

PEG Application Kits

The PEG Starter Kit includes:

Am2971A PEG Data Sheet AmPEGPDS AmPEGPDS Software User's Manual Two PEG Unprogrammed Samples

Applications Articles

Am2971A Product Description

The PEG Starter Kit is available free of charge from any AMD Sales Representative.

The PEG Design Kit includes the PEG Starter Kit plus:

Ampedasus Programming Adaptor Socket (customer to specify DIP or LCC) Ampedasus Translation Software Ampedasus User's Manual

Consult your AMD Sales Representative for pricing information on the PEG Design Kit.

Am2971A

ABSOLUTE MAXIMUM RATINGS

Storage Temperature

ore and a combanance	
Ambient Temperature with Power Applied	–55 to +125°C
Supply Voltage to Ground Potential Continous (TLL and PLL Vcc)	0 to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	0 to + V _{CC} Max.
DC Input Voltage	-0.5 to +5.5 V
DC Input Current	-18 to +5.0 mA

-65 to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	0 to +70°C
TLL and PLL Supply Voltage (Vcc)	5.0 V ± 10%
Min.	4.5 V
Max.	5.5 V

Military* (M) Devices

Case Temperature (Tc)	-55 to +125°C
TLL and PLL Supply Voltage (Vcc)	5.0 V ± 10%
Min.	4.5 V
Max.	5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am2971A 6-129

^{*} Military Product 100% tested at $T_C = +25^{\circ}C$, $+125^{\circ}C$, and $-55^{\circ}C$.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)*	Min.	Max.	Unit	
VoH	Output HIGH Voltage	V _{CC} = Min. I _{OH} = -1 mA V _{IN} = V _{IH} or V _{IL}	2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 8 mA V _{IN} = V _{IH} or V _{IL}		0.4	٧	
V _{IH}	Input HIGH Voltage	Guaranteed Input HIGH Voltage for all Inputs (Note 2)	2.0		V	
VIL	Input LOW Voltage	Guaranteed Input LOW Voltage for all Inputs (Note 2)		0.8	V	
VIHC	Input HIGH Voltage to CLK/X ₁	Guaranteed Input HIGH Voltage for all Inputs	3.0		٧	
V _{ILC}	Input LOW Voltage to CLK/X ₁	Guaranteed Input LOW Voltage for all Inputs		0.8	٧	
Vı	Input Clamp Voltage	V _{CC} = Min. I _{IN} = -18 mA (Note 2)	Ī	-1.2	٧	
lıн	Input HIGH Current	V _{CC} = Min. CLK/X ₁ V _{IN} = 3.0 V		700	μА	
чн		V_{CC} = Max. A_0 - A_2 and TRIG V_{IN} = 2.7 V		20	μΑ	
		V _{CC} = Max. CLK/X ₁ V _{IN} = 0.5 V		-500		
l _{IL}	Input LOW Current	V _{CC} = Max. A ₀ -A ₂ and TRIG V _{IN} = 0.5 V		-250	μА	
		V _{CC} = Min. CLK/X ₁ V _{IN} = 4.0 V		1.2	mA	
1,	Input Current	V _{CC} = Max. A ₀ -A ₂ V _{IN} = 5.5 V		100	μΑ	
		V _{CC} = Max. TRIG V _{IN} = V _{CC} - 0.5 V		100	μА	
Isc	Output Short-Circuit Current	V _{CC} = Max. T ₀ -T ₁₁ , CLKOUT V _{OUT} = 0 V	-15	-100	mA	
lcc	Power Supply Current	V _{CC} = Max.		425	mA	
100	Tower Supply Suiters	V _{CC} = 5.0 V T _C = 25°C (Note 4)		370		


*Key: C = COM'L Devices M = MIL Devices

Notes: 1. For conditions shown as Min. or Max., use appropriate value specified under Operating Range for the applicable device type.

- 2. Does not apply to CLK/X1 and X2.
- 3. No more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
- 4. Icc varies with temperature and oscillation frequency. Worst-case Icc is at minimum temperature. Typical Icc (Vcc = 5.0 V, Ta, Tc = +25°C) represents nominal units and is not tested. See the following graph.

6-130 Am2971A

Typical Power Supply Current (Nominal Unit)



05280-015A

Am2971A

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted) Clock Control Logic: PLL Bypassed

	Parameter				Am2	971A	
No.	Symbol	Parameter Description	Test Conditions	•	Min.	Max.	Unit
		Direct TTL Clock Source, Input Frequency at CLK/X ₁ with PLL Multiplier set		O	0	100	
1		to "x1" (Fuse #618 = 0)	(Notes 1, 4)	М	0	100	
1	Crystal Clock Source (Note 6). Input Frequency at	(Notes 1, 4)	С	0	100	MHz	
		CLK/X ₁ and X ₂ with PLL Multiplier set to "x1" (Fuse #618 = 1)		м	0	100	
2	trico	Rise Time of Clock Out (CLKOUT) Signal	(Note 1)	C M		10 10	ns
3	t _{FCO}	Fall Time of Clock Out	(Note 1)	С		10	ns
		(CLKOUT) Signal		М		10	115
4	t _{RTO}	Rise Time of T _n Outputs	(Note 1)	C		8	ns
	ļ			М		8	
5	t _{FTO}	Fall Time of T _n Outputs	(Note 1)	C M		8	ns
6	tskewlh	Skew Time between T _n	C _L = 50 pF	С		2.5	ns
		Outputs. All Outputs Switching 1	(Note 5)	М		2.5	
6a	tskewhl	Skew Time between T _n Outputs. All Outputs Switching ↓	C _L = 50 pF (Note 5)	C M		2.5 2.5	ns
7	tskew8	Skew Time between Matched	0 50-5	С		2	
		T _n Outputs. Eight Outputs Switching ↑ or ↓ (T _{0-3, 5, 6, 10, 11})	C _L = 50 pF (Note 5)	М		2	ns
8	tskew6	Skew Time between Matched Tn Outputs. Six Outputs	C _L = 50 pF	С		1.5	ns
		Switching ↑ or ↓ (T _{1-3, 5, 10, 11)}	(Note 5)	М		1.5	115
9	tskew4	Skew Time between Matched T _n Outputs. Four Outputs	0 50 55	С		1	
		Switching ↑ or ↓ (T _{2, 3, 10, 11})	C _L = 50 pF (Note 5)	М		1.5	ns
10	tskew	Skew Time between T _n Outputs. All Outputs	C _L = 50 pF (Note 5)	С		6.5	ns
		Switching Mixed Transition	(140(e-5)	м		6.5	
11	tset tca	TRIG Active to CLK/X ₁ ↑ Setup Time to Start		С	8		ns
		an Output (T _n) Sequence		м	8		
12	tset to:	TRIG Inactive to CLK/X₁ ↑ Setup Time to Terminate		С	4		ns
		an Output (T _n) Sequence		м	4	<u> </u>	

6-132 Am2971A

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Bypassed (Cont'd.)

Parameter		Parameter				Am2971A		
No.	Symbol	Parameter Description	Test Conditions*		Min.	Max.	Unit	
13	t _{PD} сто	Propagation Delay from an Input Clock Edge (CLK/X ₁)		С	10	22	ns	
		↑ to an Active T _n Output		м	10	22		
14	tset at	A ₀₋₂ Inputs to TRIG ↑ Setup Time	(Note 2)	ပ	1		ns	
				М	2	<u> </u>		
15	thold at	A ₀₋₂ Inputs to TRIG ↑ Hold Time	(Note 2)	С	8		ns	
				М	8		115	
		Chip Recovery/Reset Time between New (TRIG Active)	С		2/f ₁]		
16	Timing Sequences when Halting via STOP Bits Chip Recovery/Reset Time		(Note 1)	М		2/f _l	ns	
10		· 1 1	(Note 1)	С		2/f ₁		
				М		2/f _l		
17	t _{PD TTA}	Propagation Delay from TRIG		С	18+	30+	- ns	
		Active to Start of First Tn Output	(Note 3)	<u> </u>	1/f ₁	1/f ₁		
		Signals		М	18+ 1/f _l	30+ 1/f _I		
18	t _{PD TTI}	Propagation Delay from TRIG		С	14+	26+		
		Inactive to Completion of Last Tn	(Note 3)	<u> </u>	1/f ₁	1/f ₁	ns	
		Output Signals		М	14+ 1/f _l	26+ 1/f _l		
19	tpwH T	TRIG Input Pulse Width in HIGH State	(Note 3)	С	13		ns	
				М	13			
20	t _{PWLT}	TRIG Input Pulse Width in LOW	(Note 3)	С	13	ļ	ns	
		State		М	13	1		
21	tprd to	Tn Output Period/Timing Resolution	(Note 3)	C	1/f ₁	ļ	ns	
	between T _n Outputs	between T _n Outputs	1	М	1/f _l	<u> </u>	L	

*Key: C = COM'L Devices M = MIL Devices

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

	Parameter				Am2	971A	
No.	Symbol	Parameter Description	Test Conditions	•	Min.	Max.	Unit
	Inpu	Direct TTL Clock Source. Input Frequency at CLK/X ₁ with PLL Multiplier set to		C	1	10	
		"x10" (Fuse #619 = "0") Direct TTL Clock Source.	-	М	1	10	
		Input Frequency at CLK/X ₁ with PLL Multiplier set to "x5" (Fuse #619 = "1")		С	2	20 20	
1	f ₁	Crystal Clock Source (Note 6). Input Frequency at CLK/X ₁ and X ₂ with PLL	(Notes 1, 4)	С	1	10	MHz
		Multiplier set to "x10" (Fuse #619 = "0")		М	1	10	
		Crystal Clock Source (Note 6). Input Frequency at CLK/X ₁ and X ₂ with PLL		С	2	20	
		Multiplier set to "x5" (Fuse #619 = "1")		М	2	20	
2	t _{RCO}	Rise Time of Clock Out (CLKOUT) Signal	(Note 1)	CM		10 10	ns
3	t _{FCO}	Fall Time of Clock Out (CLKOUT) Signal	(Note 1)	C M		10 10	ns
4	t _{RTO}	Rise Time of T _n Outputs	(Note 1)	C M		8 8	ns
5	t _{FTO}	Fall Time of T _n Outputs	(Note 1)	C M		8 8	ns
6	tskewlh	Skew Time between T _n Outputs. All Outputs Switching ↑	C _L = 50 pF (Note 5)	C M		2.5 2.5	ns
6a	tskewhl	Skew Time between T _n Outputs. All Outputs Switching ↓	C _L = 50 pF (Note 5)	C M		2.5 2.5	ns
7	t _{SKEW8}	Skew Time between Matched T _n Outputs. Eight Outputs	C _L = 50 pF (Note 5)	ပ		2.0	ns
		Switching ↑ or ↓ (T _{0-3, 5, 6, 10, 11)}		М		2.0	
8	tskew6	Skew Time between Matched T _n Outputs. Six Outputs	C _L = 50 pF (Note 5)	С		1.5	ns
		Switching ↑ or ↓ (T _{1-3, 5, 10, 11})	N.	М		1.5	
9	tskew4	Skew Time between Matched T _n Outputs. Four Outputs	C _L = 50 pF (Note 5)	С		1.0	ns
		Switching \uparrow or \downarrow (T _{2, 3, 10, 11})	, , , , , , , , , , , , , , , , , , , ,	М		1.5	
10	tskew	Skew Time between Tn Outputs. All Outputs	C _L = 50 pF (Note 5)	ပ		6.5	ns
		Switching Mixed Transition		M 6.5			

6-134 Am2971A

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

	Parameter	arameter		-	Am2	971A	
No.	Symbol	Parameter Description	Test Conditions	•	Min.	Max.	Unit
11	tset tca	TRIG Active to CLK/X ₁ (1) Setup Time to Start an Output (T _n) Sequence		С	8		ns
12	t	TRIG Inactive to CLK/X ₁		C	4		
12	tset tci	(1) Setup Time to Terminate an Output (T _n) Sequence		м	4		ns
13a	t _{PD} CTO	Propagation Delay from an Input Clock Edge (CLK/X ₁) (1) to an Active T _n Output	C 10 20	ns			
		when "/1" has been Selected (Fuses #616 and 617 = "0")		М	10	26	
13b	t _{PD} сто	Propagation Delay from an Input Clock Edge (CLK/X ₁) (1) to an Active T _n Output	(Note 3)	С	10+ 1/2f _C	20+ 1/2f _C	ns
	when "/2" has been Selected (Fuses #616 = "1" and 617 = "0")	(14016-0)	М	10+ 1/2f _C	26+ 1/2f _C	115	
13c	t _{PD СТО} Propagation Delay from an Input Clock Edge (CLK/X ₁)		С	10+ 3/4f _C	20+ 3/4f _C		
		(↑) to an Active T _n Output when "/4" has been Selected (Fuses #616 = "0" and Fuse 617 = "1")	(Note 3)	м	10+ 3/4f _C	26+ 3/4f _C	ns
14	tset at	A ₀₋₂ Inputs to TRIG ([↑]) Setup Time	l (*****	С	1.0		ns
				М	2.0		
15	thold at	A ₀₋₂ Inputs to TRIG (↑) Hold Time	(Note 2)	С	8		ns
				М	8		113
		Chip Recovery/Reset Time between New (TRIG Active)		С		2/f _C	
16	trcvry	Timing Sequence when Halting via STOP Bits	(Note 1)	м		2/f _C	ns
	(Min.) Chip Recovery/Reset Time between New (TRIG Active)	(, , , ,	С		2/fc		
·		Timing Sequence when Halting via TRIG Inactive		М		2/f _C	
17a	tpd tta	Active to Start of First T _n Output Signal when "/1" has been Selected		С	18+ 1/f _C	28+ 1/f _C	
			(Note 3)	м	18+	34+	ns
<u></u>		(Fuses #616 and 617 = "0")			1/f _C	1/f _C	
17b	tPD TTA	t _{PD TTA} Propagation Delay from TRIG Active to Start of First T _n Output	(Note 3)	С	18+ 1/2f _C	28+ 1/2f _C	ns
	Signal when "/2" has been Selected (Note 3 (Fuse #616 = "1" and Fuse 617 = "0")	, ,	М	18+ 1/2f _C	34+ 1/2f _C		

Am2971A 6-135

SWITCHING CHARACTERISTICS -- Clock Control Logic: PLL Selected (Cont'd.)

	Parameter				Am2	971A	
No.	Symbol	Parameter Description	Test Conditions*	'	Min.	Max.	Unit
17c	tpd tta	Propagation Delay from TRIG Active to Start of First T _n Output	(Note 3)	С	18+ 3/4f _C	28+ 3/4f _C	ns
170	IPDITA	Signal when "/4" has been Selected (Fuse #616 = "0" and Fuse 617 = "1")	(11010 0)	M	18+ 3/4f _C	34+ 3/4f _C	
1Ω	Propagation Delay from TRIG Inactive to Completion of Last Tn Output Signals (Note 3)	С	14+ 1/f _C	24+ 1/f _C	ns		
10		T _n Output Signals	(14016-5)	М	14+ 1/f _C	30+ 1/f _C	115
19	tpwnT	TRIG Input Pulse Width in HIGH	(Mana 2)	С	13		
		State when "/1" has been Selected (Fuses #616 and 617 = "0")	(Note 3)	М	13		ns
20	tpwLT	TRIG Input Pulse Width in LOW	(Note 3)	C	13		ns
		State	(14016-3)	М	13		113
21	tPRD TO	T _n Output Period/Timing Resolution	(Note 2)	С	1/fc		ns
	.	between T _n Outputs	(Note 3)	М	1/fc		''5
22	t _{PD} cTC	Propagation Delay from an Input Clock Edge (CLK/X₁) (↑) to an	(Note 1)	С	10	19	ns
		Output Clock Edge (Fuses #616 and 617 = "0")		М	10	21	113

*Key: C = COM'L Devices


M = MIL Devices

Notes: 1. Not production tested due to automatic test equipment limitation; guaranteed by characterization.

- 2. Only A2 is tested.
- 3. Not tested; calculated from other parameters.
- 4. f_l input clock duty cycle should be $50\% \pm 10\%$.
- Not tested. Skew times shown each case are guaranteed by characterization for specific outputs listed with any number of outputs switching.
- 6. The Am2971A has a maximum operating frequency of 100 MHz with a TTL source, all outputs in use, but only nine outputs (any nine) may be programmed to switch simultaneously. If a crystal is used to clock the Am2971A, all outputs may be used, buy only six outputs (any six) can be programmed to switch simultaneously.

6-136 Am2971A

SWITCHING TEST CIRCUIT




A. Outputs

05280-016A

Notes: 1. C_L = 50 pF. The load capacitance includes scope probe, wiring, and stray capacitance without the device in the test fixture.

- 2. S₁ and S₂ are open during all DC and functional testing.
- 3. During AC testing, switches are set as follows:
 - 1) For Vout > 1.5 V, S1 is closed and S2 open
 - 2) For Vout < 1.5 V, S₁ is open and S₂ closed

SWITCHING TEST WAVEFORMS



A. Setup, Hold, and Release Times

05280-017A


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross-hatched area is don't care condition.

Am2971A


6-137

SWITCHING TEST WAVEFORMS (Cont'd.)



B. Propagation Delay

05280-018A



05280-019A

General Test Notes

Automatic tester hardware and handler hardware add additional round-trip AC delay to test measurements. Actual propagation delay testing may incorporate a correlation factor to negate the additional delay.

Function testing is done with input LOW less than $V_{\rm IL}$, and input HIGH greater than $V_{\rm IH}$. A single trip point at the approximate threshold voltage is used to determine output logic level.


Some Setup and Hold tests are not performed due to tester accuracy limitation. They are guaranteed by correlation.

AC loads specified in this data sheet are used for bench testing. Programmable loads, which simulate data sheet loads, are used during automatic production testing.


6-138

Am2971A

KEY TO SWITCHING WAVEFORMS




SWITCHING WAVEFORMS



Rise Time/Fall Time /Skews


05280-023A




Am2971A

6-139

INPUT/OUTPUT CIRCUIT DIAGRAMS



05280-020A



05280-021A

6-140 Am2971A