Bus

## 1. General description

The PCA9625 is an $\mathrm{I}^{2} \mathrm{C}$-bus controlled 16 -bit LED driver optimized for voltage switch dimming and blinking 100 mA Red/Green/Blue/Amber (RGBA) LEDs. Each LED output has its own 8 -bit resolution ( 256 steps) fixed frequency individual PWM controller that operates at 97 kHz with a duty cycle that is adjustable from $0 \%$ to $99.6 \%$ to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 190 Hz and an adjustable frequency between 24 Hz to once every 10.73 seconds with a duty cycle that is adjustable from $0 \%$ to 99.6 \% that is used to either dim or blink all LEDs with the same value.

Each LED output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCA9625 operates with a supply voltage range of 2.3 V to 5.5 V and the 100 mA open-drain outputs allow voltages up to 24 V .

The PCA9625 is one of the first LED controller devices in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz ) and more densely populated bus operation (up to 4000 pF ).

The active LOW Output Enable input pin ( $\overline{\mathrm{OE}}$ ) blinks all the LED outputs and can be used to externally PWM the outputs, which is useful when multiple devices need to be dimmed or blinked together without using software control.

Software programmable LED Group and three Sub Call ${ }^{2} \mathrm{C}$-bus addresses allow all or defined groups of PCA9625 devices to respond to a common $\mathrm{I}^{2} \mathrm{C}$-bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing ${ }^{2} \mathrm{C}$-bus commands. Seven hardware address pins allow up to 126 devices on the same bus.

The Software Reset (SWRST) Call allows the master to perform a reset of the PCA9625 through the $\mathrm{I}^{2} \mathrm{C}$-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the outputs to be set HIGH (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.

The PCA9625 and PCA9635 software is identical and if the PCA9625 on-chip 100 mA NAND FETs do not provide enough current or voltage to drive the LEDs, then the PCA9635 with larger current or higher voltage external drivers can be used.
www.DataSheet4U.com

## 2．Features

```
16 LED drivers. Each output programmable at:
    Off
    - On
    - Programmable LED brightness
    - Programmable group dimming/blinking mixed with individual LED brightness
\square1 MHz Fast-mode Plus compatible I}\mp@subsup{}{}{2}\textrm{C}\mathrm{ -bus interface with }30\textrm{mA}\mathrm{ high drive capability
on SDA output for driving high capacitive buses
\square 256-step (8-bit) linear programmable brightness per LED output varying from fully off
(default) to maximum brightness using a }97\textrm{kHz}\mathrm{ PWM signal
\square 256-step group brightness control allows general dimming (using a 190 Hz PWM
signal) from fully off to maximum brightness (default)
\square 256-step group blinking with frequency programmable from 24 Hz to 10.73 s and duty
cycle from 0 % to 99.6 %
 Sixteen open-drain outputs can sink between 0 mA to 100 mA and are tolerant to a
maximum off state voltage of 24 V. No input function.
\square Output state change programmable on the Acknowledge or the STOP Command to
    update outputs byte-by-byte or all at the same time (default to 'Change on STOP').
| Active LOW Output Enable (\overline{OE) input pin allows for hardware blinking and dimming of}
the LEDs
\square hardware address pins allow 126 PCA9625 devices to be connected to the same
I}\mp@subsup{}{}{2}\textrm{C}\mathrm{ -bus and to be individually programmed
\square4 software programmable I}\mp@subsup{}{}{2}\textrm{C}\mathrm{ -bus addresses (one LED Group Call address and three
LED Sub Call addresses) allow groups of devices to be addressed at the same time in
any combination (for example, one register used for 'All Call' so that all the PCA9625s
on the \mp@subsup{\textrm{I}}{}{2}\textrm{C}\mathrm{ -bus can be addressed at the same time and the second register used for}
three different addresses so that }1/3\mathrm{ of all devices on the bus can be addressed at the
same time in a group). Software enable and disable for I}\mp@subsup{}{}{2}\textrm{C}\mathrm{ -bus address.
Software Reset feature (SWRST Call) allows the device to be reset through the
    I2
\square 25 MHz internal oscillator requires no external components
\square Internal power-on reset
Noise filter on SDA/SCL inputs
\square No glitch on power-up
\square Supports hot insertion
\square Low standby current
\square Operating power supply voltage ( }\mp@subsup{\textrm{V}}{\textrm{DD}}{}\mathrm{ ) range of 2.3 V to 5.5 V; also requires
    V
\square.5 V tolerant inputs on non-LED pins
- -40 呂 to +85 呂年 operation
\square ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per
    JESD22-A115 and 1000 V CDM per JESD22-C101
\square Latch-up testing is done to JEDEC Standard JESD78 which exceeds }100\textrm{mA
\square Package offered: SO32
```


## 3. Applications

- RGB or RGBA LED drivers
- LED status information
- LED displays
- LCD backlights
- Keypad backlights for cellular phones or handheld devices


## 4. Ordering information

Table 1. Ordering information

| Type number | Topside mark | Package |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | Name | Description | Version |
| PCA9625D | PCA9625D | SO32 | plastic small outline package; 32 leads; body width 7.5 mm | SOT287-1 |



## 6. Pinning information

### 6.1 Pinning



Fig 2. Pin configuration for SO32

### 6.2 Pin description

Table 2. Pin description for SO32

| Symbol | Pin | Type | Description |
| :--- | :--- | :--- | :--- |
| LED13 | 1 | O | LED driver 13 |
| LED14 | 2 | O | LED driver 14 |
| LED15 | 3 | O | LED driver 15 |
| OE | 4 | I | active LOW output enable |
| A5 | 5 | I | address input 5 |
| A6 | 6 | I | address input 6 |
| SCL | 7 | I | serial clock line |
| SDA | 8 | I/O | serial data line |
| VDD | 9 | power supply | supply voltage |
| A0 | 10 | I | address input 0 |
| A1 | 11 | I | address input 1 |
| A2 | 12 | I | address input 2 |
| A3 | 13 | I | address input 3 |
| A4 | 14 | I | address input 4 |
| LED0 | 15 | O | LED driver 0 |
| LED1 | 16 | O | LED driver 1 |
| LED2 | 17 | O | LED driver 2 |
| LED3 | 18 | O | LED driver 3 |

Table 2. Pin description for SO32

| Symbol | Pin | Type | Description |
| :--- | :--- | :--- | :--- |
| V SS(DRV)FET | 19 | power supply | FET driver supply ground |
| LED4 | 20 | O | LED driver 4 |
| LED5 | 21 | O | LED driver 5 |
| LED6 | 22 | O | LED driver 6 |
| LED7 | 23 | O | LED driver 7 |
| V $_{\text {DD(DRV)FET }}$ | 24 | power supply | supply voltage for FET driver |
| V SS $^{V_{\text {DD(DRV)FET }}}$ | 25 | power supply | supply ground |
| LED8 | 26 | power supply | supply voltage for FET driver |
| LED9 | 28 | O | LED driver 8 |
| LED10 | 29 | O | LED driver 9 |
| LED11 | 30 | O | LED driver 10 |
| VSS(DRV)FET $^{31}$ | power supply | FET driver supply ground |  |
| LED12 | 32 | O | LED driver 12 |

## 7. Functional description

Refer to Figure 1 "Block diagram of PCA9625".

### 7.1 Device addresses

Following a START condition, the bus master must output the address of the slave it is accessing.

There are a maximum of 128 possible programmable addresses using the 7 hardware address pins. Two of these addresses, Software Reset and LED All Call, cannot be used because their default power-up state is ON, leaving a maximum of 126 addresses. Using other reserved addresses, as well as any other Sub Call address, will reduce the total number of possible addresses even further.

### 7.1.1 Regular $\mathrm{I}^{2} \mathrm{C}$-bus slave address

The $\mathrm{I}^{2} \mathrm{C}$-bus slave address of the PCA9625 is shown in Figure 3. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.

Remark: Reserved $\mathrm{I}^{2} \mathrm{C}$-bus addresses must be used with caution since they can interfere with:

- 'reserved for future use' $\mathrm{I}^{2} \mathrm{C}$-bus addresses ( 0000 011, 1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)
- slave devices that are designed to respond to the General Call address (0000 000)
- High-speed mode (Hs-mode) master code (0000 1XX)


Fig 3. Slave address
The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 7.1.2 LED All Call ${ }^{2} \mathrm{C}$-bus address

- Default power-up value (ALLCALLADR register): EOh or 1110000
- Programmable through $\mathrm{I}^{2} \mathrm{C}$-bus (volatile programming)
- At power-up, LED All Call ${ }^{2} \mathrm{C}$-bus address is enabled. PCA9625 sends an ACK when $E 0 h(R / \bar{W}=0)$ or $E 1 h(R / \bar{W}=1)$ is sent by the master.

See Section 7.3.8 "ALLCALLADR, LED All Call İC-bus address" for more detail.
Remark: The default LED All Call ${ }^{2}$ C-bus address (EOh or 1110 000) must not be used as a regular ${ }^{2} \mathrm{C}$-bus slave address since this address is enabled at power-up. All the PCA9625s on the $\mathrm{I}^{2} \mathrm{C}$-bus will acknowledge the address if sent by the $\mathrm{I}^{2} \mathrm{C}$-bus master.

### 7.1.3 LED Sub Call ${ }^{2} \mathrm{C}$-bus addresses

- 3 different $\mathrm{I}^{2} \mathrm{C}$-bus addresses can be used
- Default power-up values:
- SUBADR1 register: E2h or 1110001
- SUBADR2 register: E4h or 1110010
- SUBADR3 register: E8h or 1110100
- Programmable through $\mathrm{I}^{2} \mathrm{C}$-bus (volatile programming)
- At power-up, Sub Call ${ }^{2} \mathrm{C}$-bus addresses are disabled. PCA9625 does not send an ACK when E2h $(R / \bar{W}=0)$ or $E 3 h(R / \bar{W}=1)$, $44(R / \bar{W}=0)$ or $E 5 h(R / \bar{W}=1)$, or E8h $(R / \bar{W}=0)$ or E9h $(R / \bar{W}=1)$ is sent by the master.

See Section 7.3.7 "SUBADR1 to SUBADR3, 릉-bus subaddress 1 to 3" for more detail.
Remark: The default LED Sub Call $1^{2} \mathrm{C}$-bus addresses may be used as regular $I^{2} \mathrm{C}$-bus slave addresses as long as they are disabled.

### 7.1.4 Software Reset $\mathrm{I}^{2} \mathrm{C}$-bus address

The address shown in Figure 4 is used when a reset of the PCA9625 needs to be performed by the master. The Software Reset address (SWRST Call) must be used with $R / \bar{W}=$ logic 0 . If $R / \bar{W}=$ logic 1 , the PCA9625 does not acknowledge the SWRST. See Section 7.6 "Software Reset" for more detail.


Fig 4. Software Reset address
Remark: The Software Reset $\mathrm{I}^{2} \mathrm{C}$-bus address is a reserved address and cannot be used as a regular $\mathrm{I}^{2} \mathrm{C}$-bus slave address or as an LED All Call or LED Sub Call address.

### 7.2 Control register

Following the successful acknowledgement of the slave address, LED All Call address or LED Sub Call address, the bus master will send a byte to the PCA9625, which will be stored in the Control register.

The lowest 5 bits are used as a pointer to determine which register will be accessed ( $\mathrm{D}[4: 0]$ ). The highest 3 bits are used as Auto-Increment flag and Auto-Increment options (AI[2:0]).

reset state $=80 \mathrm{~h}$
Remark: The Control register does not apply to the Software Reset $\mathrm{I}^{2} \mathrm{C}$-bus address.
Fig 5. Control register
When the Auto-Increment flag is set ( $\mathrm{Al} 2=\operatorname{logic} 1$ ), the five low order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on Al1 and AIO values.

Table 3. Auto-Increment options

| Al2 | Al1 | Al0 | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | no Auto-Increment |
| 1 | 0 | 0 | Auto-Increment for all registers. D[4:0] roll over to '0 0000' after the last <br> register (1 1011) is accessed. |
| 1 | 0 | 1 | Auto-Increment for individual brightness registers only. D[4:0] roll over to <br> '0 0010' after the last register (1 0001) is accessed. |
| 1 | 1 | 0 | Auto-Increment for global control registers only. D[4:0] roll over to <br> '1 0010' after the last register (1 0011) is accessed. |
| 1 | 1 | 1 | Auto-Increment for individual and global control registers only. D[4:0] roll <br> over to '0 0010' after the last register (1 0011) is accessed. |

Remark: Other combinations not shown in Table 3 ( $\mathrm{Al}[2: 0]=001,010$, and 011) are reserved and must not be used for proper device operation.
$\mathrm{Al}[2: 0]=000$ is used when the same register must be accessed several times during a single $\mathrm{I}^{2} \mathrm{C}$-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.
$\mathrm{Al}[2: 0]=100$ is used when all the registers must be sequentially accessed, for example, power-up programming.
$\mathrm{Al}[2: 0]=101$ is used when the 16 LED drivers must be individually programmed with different values during the same $\mathrm{I}^{2} \mathrm{C}$-bus communication, for example, changing color setting to another color setting.

AI[2:0] = 110 is used when the LED drivers must be globally programmed with different settings during the same $\mathrm{I}^{2} \mathrm{C}$-bus communication, for example, global brightness or blinking change.
$\operatorname{AI}[2: 0]=111$ is used when individual and global changes must be performed during the same $I^{2} C$-bus communication, for example, changing a color and global brightness at the same time.

Only the 5 least significant bits $\mathrm{D}[4: 0]$ are affected by the $\mathrm{Al}[2: 0]$ bits.
When the Control register is written, the register entry point determined by $\mathrm{D}[4: 0]$ is the first register that will be addressed (read or write operation), and can be anywhere between 00000 and 11011 (as defined in Table 4). When AI[2] = 1, the Auto-Increment flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AI[2:0]. See Table 3 for rollover values. For example, if the Control register $=11110100(\mathrm{~F} 4 \mathrm{~h})$, then the register addressing sequence will be (in hex): $14 \rightarrow \ldots \rightarrow 1 \mathrm{~B} \rightarrow 00 \rightarrow \ldots \rightarrow 13 \rightarrow 02 \rightarrow \ldots \rightarrow 13 \rightarrow 02 \rightarrow \ldots \rightarrow 13 \rightarrow 02 \rightarrow \ldots$ as long as the master keeps sending or reading data.

### 7.3 Register definitions

Table 4. Register summary ${ }^{[1][2]}$

| Register number (hex) | D4 | D3 | D2 | D1 | D0 | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | MODE1 | read/write | Mode register 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | MODE2 | read/write | Mode register 2 |
| 02 | 0 | 0 | 0 | 1 | 0 | PWM0 | read/write | brightness control LED0 |
| 03 | 0 | 0 | 0 | 1 | 1 | PWM1 | read/write | brightness control LED1 |
| 04 | 0 | 0 | 1 | 0 | 0 | PWM2 | read/write | brightness control LED2 |
| 05 | 0 | 0 | 1 | 0 | 1 | PWM3 | read/write | brightness control LED3 |
| 06 | 0 | 0 | 1 | 1 | 0 | PWM4 | read/write | brightness control LED4 |
| 07 | 0 | 0 | 1 | 1 | 1 | PWM5 | read/write | brightness control LED5 |
| 08 | 0 | 1 | 0 | 0 | 0 | PWM6 | read/write | brightness control LED6 |
| 09 | 0 | 1 | 0 | 0 | 1 | PWM7 | read/write | brightness control LED7 |
| OA | 0 | 1 | 0 | 1 | 0 | PWM8 | read/write | brightness control LED8 |
| OB | 0 | 1 | 0 | 1 | 1 | PWM9 | read/write | brightness control LED9 |
| OC | 0 | 1 | 1 | 0 | 0 | PWM10 | read/write | brightness control LED10 |
| OD | 0 | 1 | 1 | 0 | 1 | PWM11 | read/write | brightness control LED11 |
| OE | 0 | 1 | 1 | 1 | 0 | PWM12 | read/write | brightness control LED12 |

Table 4. Register summary[1][2] ...continued

| Register number (hex) | D4 | D3 | D2 | D1 | D0 | Name | Type | Function |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0F | 0 | 1 | 1 | 1 | 1 | PWM13 | read/write | brightness control LED13 |
| 10 | 1 | 0 | 0 | 0 | 0 | PWM14 | read/write | brightness control LED14 |
| 11 | 1 | 0 | 0 | 0 | 1 | PWM15 | read/write | brightness control LED15 |
| 12 | 1 | 0 | 0 | 1 | 0 | GRPPWM | read/write | group duty cycle control |
| 13 | 1 | 0 | 0 | 1 | 1 | GRPFREQ | read/write | group frequency |
| 14 | 1 | 0 | 1 | 0 | 0 | LEDOUT0 | read/write | LED output state 0 |
| 15 | 1 | 0 | 1 | 0 | 1 | LEDOUT1 | read/write | LED output state 1 |
| 16 | 1 | 0 | 1 | 1 | 0 | LEDOUT2 | read/write | LED output state 2 |
| 17 | 1 | 0 | 1 | 1 | 1 | LEDOUT3 | read/write | LED output state 3 |
| 18 | 1 | 1 | 0 | 0 | 0 | SUBADR1 | read/write | I $^{2} \mathrm{C}$-bus subaddress 1 |
| 19 | 1 | 1 | 0 | 0 | 1 | SUBADR2 | read/write | I $^{2} \mathrm{C}$-bus subaddress 2 |
| 1A | 1 | 1 | 0 | 1 | 0 | SUBADR3 | read/write | I $^{2} \mathrm{C}$-bus subaddress 3 |
| 1B | 1 | 1 | 0 | 1 | 1 | ALLCALLADR | read/write | LED All Call ${ }^{2} \mathrm{C}$-bus address |

[1] Only $D[4: 0]=00000$ to 11011 are allowed and will be acknowledged. $D[4: 0]=11100$ to 11111 are reserved and will not be acknowledged.
[2] When writing to the Control register, bit 4 must be programmed with logic 0 for proper device operation.

### 7.3.1 Mode register 1, MODE1

Table 5. MODE1 - Mode register 1 (address 00h) bit description Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | AI2 | read only | 0 | Register Auto-Increment disabled. |
|  |  |  | 1* | Register Auto-Increment enabled. |
| 6 | Al1 | read only | 0* | Auto-Increment bit $1=0$. |
|  |  |  | 1 | Auto-Increment bit $1=1$. |
| 5 | AIO | read only | 0* | Auto-Increment bit $0=0$. |
|  |  |  | 1 | Auto-Increment bit $0=1$. |
| 4 | SLEEP | R/W | 0 | Normal mode ${ }^{[1]}$. |
|  |  |  | $1^{*}$ | Low power mode. Oscillator off[2]. |
| 3 | SUB1 | R/W | 0* | PCA9625 does not respond to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 1. |
|  |  |  | 1 | PCA9625 responds to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 1. |
| 2 | SUB2 | R/W | 0* | PCA9625 does not respond to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 2. |
|  |  |  | 1 | PCA9625 responds to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 2. |
| 1 | SUB3 | R/W | 0* | PCA9625 does not respond to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 3. |
|  |  |  | 1 | PCA9625 responds to $I^{2} \mathrm{C}$-bus subaddress 3. |
| 0 | ALLCALL | R/W | 0 | PCA9625 does not respond to LED All Call ${ }^{2} \mathrm{C}$-bus address. |
|  |  |  | $1^{*}$ | PCA9625 responds to LED All Call ${ }^{2} \mathrm{C}$-bus address. |

[1] It takes $500 \mu$ s max. for the oscillator to be up and running once SLEEP bit has been set to logic 1 . Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the $500 \mu s$ window.
[2] No blinking or dimming is possible when the oscillator is off.

### 7.3.2 Mode register 2, MODE2

Table 6. MODE2 - Mode register 2 (address 01h) bit description Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | - | read only | $0^{*}$ | reserved |
| 6 | - | read only | $0^{*}$ | reserved |
| 5 | DMBLNK | R/W | $0^{*}$ | group control = dimming. |
|  |  |  | 1 | group control = blinking. |
| 4 | INVRT | R/W | $0^{*}$ | reserved; write must always be a logic 0 |
| 3 | OCH | R/W | $0^{*}$ | outputs change on STOP command[1] |
|  |  |  | 1 | outputs change on ACK |
| 2 | - | R/W | $1^{*}$ | reserved; write must always be a logic 1 |
| 1 | - | R/W | $0^{*}$ | reserved; write must always be a logic 0 |
| 0 | - | R/W | $1^{*}$ | reserved; write must always be a logic 1 |

[1] Change of the outputs at the STOP command allows synchronizing outputs of more than one PCA9625. Applicable to registers from 02h (PWM0) to 08h (LEDOUT) only.

### 7.3.3 PWM0 to PWM15, individual brightness control

Table 7. PWM0 to PWM15 - PWM registers 0 to 15 (address 02h to 11h) bit description Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 02h | PWM0 | $7: 0$ | IDC0[7:0] | R/W | $00000000^{*}$ | PWM0 Individual Duty Cycle |
| 03h | PWM1 | $7: 0$ | IDC1[7:0] | R/W | $00000000^{*}$ | PWM1 Individual Duty Cycle |
| 04h | PWM2 | $7: 0$ | IDC2[7:0] | R/W | $00000000^{*}$ | PWM2 Individual Duty Cycle |
| 05h | PWM3 | $7: 0$ | IDC3[7:0] | R/W | $00000000^{*}$ | PWM3 Individual Duty Cycle |
| 06h | PWM4 | $7: 0$ | IDC4[7:0] | R/W | $00000000^{*}$ | PWM4 Individual Duty Cycle |
| 07h | PWM5 | $7: 0$ | IDC5[7:0] | R/W | $00000000^{*}$ | PWM5 Individual Duty Cycle |
| 08h | PWM6 | $7: 0$ | IDC6[7:0] | R/W | $00000000^{*}$ | PWM6 Individual Duty Cycle |
| 09h | PWM7 | $7: 0$ | IDC7[7:0] | R/W | $00000000^{*}$ | PWM7 Individual Duty Cycle |
| 0Ah | PWM8 | $7: 0$ | IDC8[7:0] | R/W | $00000000^{*}$ | PWM8 Individual Duty Cycle |
| 0Bh | PWM9 | $7: 0$ | IDC9[7:0] | R/W | $00000000^{*}$ | PWM9 Individual Duty Cycle |
| 0Ch | PWM10 | $7: 0$ | IDC10[7:0] | R/W | $00000000^{*}$ | PWM10 Individual Duty Cycle |
| 0Dh | PWM11 | $7: 0$ | IDC11[7:0] | R/W | $00000000^{*}$ | PWM11 Individual Duty Cycle |
| 0Eh | PWM12 | $7: 0$ | IDC12[7:0] | R/W | $00000000^{*}$ | PWM12 Individual Duty Cycle |
| 0Fh | PWM13 | $7: 0$ | IDC13[7:0] | R/W | $00000000^{*}$ | PWM13 Individual Duty Cycle |
| 10h | PWM14 | $7: 0$ | IDC14[7:0] | R/W | $00000000^{*}$ | PWM14 Individual Duty Cycle |
| 11h | PWM15 | $7: 0$ | IDC15[7:0] | R/W | $00000000^{*}$ | PWM15 Individual Duty Cycle |

A 97 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h ( 0 \% duty cycle = LED output off) to FFh
(99.6 \% duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT3 registers).
duty cycle $=\frac{I D C x[7: 0]}{256}$

### 7.3.4 GRPPWM, group duty cycle control

Table 8. GRPPWM - Group brightness control register (address 12h) bit description Legend: * default value

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 12 h | GRPPWM | 7:0 | GDC[7:0] | R/W | 11111111 | GRPPWM register |

When DMBLNK bit (MODE2 register) is programmed with logic 0, a 190 Hz fixed frequency signal is superimposed with the 97 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a 'Don't care'.

General brightness for the 16 outputs is controlled through 256 linear steps from 00h ( $0 \%$ duty cycle = LED output off) to FFh ( $99.6 \%$ duty cycle = maximum brightness). Applicable to LED outputs programmed with LDRx $=11$ (LEDOUT0 to LEDOUT3 registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 24 Hz to 10.73 s) and GRPPWM the duty cycle (ON/OFF ratio in \%).
duty cycle $=\frac{G D C[7: 0]}{256}$

### 7.3.5 GRPFREQ, group frequency

Table 9. GRPFREQ - Group Frequency register (address 13h) bit description Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 13 h | GRPFREQ | $7: 0$ | GFRQ[7:0] | R/W | $00000000^{*}$ | GRPFREQ register |

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1 . Value in this register is a 'Don't care' when $\mathrm{DMBLNK}=0$. Applicable to LED outputs programmed with LDRx $=11$ (LEDOUT0 to LEDOUT3 registers).

Blinking period is controlled through 256 linear steps from 00h ( 41 ms , frequency 24 Hz ) to FFh (10.73 s).
global blinking period $=\frac{G F R Q[7: 0]+1}{24}(s)$

### 7.3.6 LEDOUT0 to LEDOUT3, LED driver output state

Table 10. LEDOUTO to LEDOUT3 - LED driver output state register (address 14 h to 17 h ) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 14h | LEDOUT0 | $7: 6$ | LDR3 | R/W | $00^{*}$ | LED3 output state control |
|  |  | $5: 4$ | LDR2 | R/W | $00^{*}$ | LED2 output state control |
|  |  | $3: 2$ | LDR1 | R/W | $00^{*}$ | LED1 output state control |
|  |  | $1: 0$ | LDR0 | R/W | $00^{*}$ | LED0 output state control |
| 15 h | LEDOUT1 | $7: 6$ | LDR7 | R/W | $00^{*}$ | LED7 output state control |
|  |  | $5: 4$ | LDR6 | R/W | $00^{*}$ | LED6 output state control |
|  |  | $3: 2$ | LDR5 | R/W | $00^{*}$ | LED5 output state control |
|  |  | $1: 0$ | LDR4 | R/W | $00^{*}$ | LED4 output state control |
| 16 h | LEDOUT2 | $7: 6$ | LDR11 | R/W | $00^{*}$ | LED11 output state control |
|  |  | $5: 4$ | LDR10 | R/W | $00^{*}$ | LED10 output state control |
|  |  | $3: 2$ | LDR9 | R/W | $00^{*}$ | LED9 output state control |
|  |  | $1: 0$ | LDR8 | R/W | $00^{*}$ | LED8 output state control |
| 17 h | LEDOUT3 | $7: 6$ | LDR15 | R/W | $00^{*}$ | LED15 output state control |
|  |  | $5: 4$ | LDR14 | R/W | $00^{*}$ | LED14 output state control |
|  |  | $3: 2$ | LDR13 | R/W | $00^{*}$ | LED13 output state control |
|  |  | $1: 0$ | LDR12 | R/W | $00^{*}$ | LED12 output state control |

LDRx $=00$ - LED driver x is off (default power-up state).
LDRx = 01 - LED driver x is fully on (individual brightness and group dimming/blinking not controlled).
LDRx = 10 - LED driver x individual brightness can be controlled through its PWMx register.
LDRx = $\mathbf{1 1}$ - LED driver x individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

### 7.3.7 SUBADR1 to SUBADR3, $I^{2} \mathrm{C}$-bus subaddress 1 to 3

Table 11. SUBADR1 to SUBADR3- $I^{2} \mathrm{C}$-bus subaddress registers 0 to 3 (address 18 h to 1Ah) bit description Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 18h | SUBADR1 | $7: 1$ | A1[7:1] | R/W | $1110001^{*}$ | $I^{2} \mathrm{C}$-bus subaddress 1 |
|  |  | 0 | A1[0] | R only | $0^{*}$ | reserved |
| 19h | SUBADR2 | $7: 1$ | A2[7:1] | R/W | $1110010^{*}$ | I $^{2} \mathrm{C}$-bus subaddress 2 |
|  |  | 0 | A2[0] | R only | $0^{*}$ | reserved |
| 1Ah | SUBADR3 | $7: 1$ | A3[7:1] | R/W | $1110100^{*}$ | $1^{2} C$-bus subaddress 3 |
|  |  | 0 | A3[0] | R only | $0^{*}$ | reserved |

Subaddresses are programmable through the $\mathrm{I}^{2} \mathrm{C}$-bus. Default power-up values are E2h, E4h, E8h, and the device(s) will not acknowledge these addresses right after power-up (the corresponding SUBx bit in MODE1 register is equal to 0 ).

Once subaddresses have been programmed to their right values, SUBx bits need to be set to logic 1 in order to have the device acknowledging these addresses (MODE1 register).

Only the 7 MSBs representing the $\mathrm{I}^{2} \mathrm{C}$-bus subaddress are valid. The LSB in SUBADRx register is a read-only bit (0).

When SUBx is set to logic 1 , the corresponding $\mathrm{I}^{2} \mathrm{C}$-bus subaddress can be used during either an $\mathrm{I}^{2} \mathrm{C}$-bus read or write sequence.

### 7.3.8 ALLCALLADR, LED All Call I ${ }^{2}$ C-bus address

Table 12. ALLCALLADR - LED All Call $I^{2} \mathrm{C}$-bus address register (address 1 Bh ) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1Bh | ALLCALLADR | $7: 1$ | AC[7:1] | R/W | $1110000^{*}$ | ALLCALL I2C-bus <br> address register |
|  |  | 0 | AC[0] | R only | $0^{*}$ | reserved |

The LED All Call ${ }^{2}$ C-bus address allows all the PCA9625s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to 1 (power-up default state)). This address is programmable through the ${ }^{2} \mathrm{C}$-bus and can be used during either an $I^{2} \mathrm{C}$-bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call ${ }^{2} \mathrm{C}$-bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit $=0$, the device does not acknowledge the address programmed in register ALLCALLADR.

### 7.4 Active LOW output enable input

The active LOW output enable $(\overline{\mathrm{OE}})$ pin, allows to enable or disable all the LED outputs at the same time.

- When a LOW level is applied to $\overline{O E}$ pin, all the LED outputs are enabled.
- When a HIGH level is applied to $\overline{\mathrm{OE}}$ pin, all the LED outputs are high-impedance.

The $\overline{O E}$ pin can be used as a synchronization signal to switch on/off several PCA9625 devices at the same time. This requires an external clock reference that provides blinking period and the duty cycle.

The $\overline{O E}$ pin can also be used as an external dimming control signal. The frequency of the external clock must be high enough not to be seen by the human eye, and the duty cycle value determines the brightness of the LEDs.

Remark: Do not use $\overline{O E}$ as an external blinking control signal when internal global blinking is selected (DMBLNK $=1$, MODE2 register) since it will result in an undefined blinking pattern. Do not use $\overline{\mathrm{OE}}$ as an external dimming control signal when internal global dimming is selected (DMBLNK $=0$, MODE2 register) since it will result in an undefined dimming pattern.

### 7.5 Power-on reset

When power is applied to $\mathrm{V}_{\mathrm{DD}}$, an internal power-on reset holds the PCA9625 in a reset condition until $\mathrm{V}_{\mathrm{DD}}$ has reached $\mathrm{V}_{\text {POR }}$. At this point, the reset condition is released and the PCA9625 registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, $\mathrm{V}_{\mathrm{DD}}$ must be lowered below 0.2 V to reset the device.

### 7.6 Software Reset

The Software Reset Call (SWRST Call) allows all the devices in the ${ }^{2} \mathrm{C}$-bus to be reset to the power-up state value through a specific formatted $\mathrm{I}^{2} \mathrm{C}$-bus command. To be performed correctly, it implies that the $\mathrm{I}^{2} \mathrm{C}$-bus is functional and that there is no device hanging the bus.

The SWRST Call function is defined as the following:

1. A START command is sent by the $\mathrm{I}^{2} \mathrm{C}$-bus master.
2. The reserved SWRST ${ }^{2} \mathrm{C}$-bus address '0000 011' with the R/W bit set to ' 0 ' (write) is sent by the $\mathrm{I}^{2} \mathrm{C}$-bus master.
3. The PCA9625 device(s) acknowledge(s) after seeing the SWRST Call address '0000 0110' (06h) only. If the R/W bit is set to ' 1 ' (read), no acknowledge is returned to the $\mathrm{I}^{2} \mathrm{C}$-bus master.
4. Once the SWRST Call address has been sent and acknowledged, the master sends 2 bytes with 2 specific values (SWRST data byte 1 and byte 2):
a. Byte $1=A 5 h$ : the PCA9625 acknowledges this value only. If byte 1 is not equal to A5h, the PCA9625 does not acknowledge it
b. Byte $2=5$ Ah: the PCA9625 acknowledges this value only. If byte 2 is not equal to 5Ah, then the PCA9625 does not acknowledge it.
If more than 2 bytes of data are sent, the PCA9625 does not acknowledge any more.
5. Once the right 2 bytes (SWRST data byte 1 and byte 2 only) have been sent and correctly acknowledged, the master sends a STOP command to end the SWRST Call: the PCA9625 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time ( $t_{B U F}$ ).

The $\mathrm{I}^{2} \mathrm{C}$-bus master must interpret a non-acknowledge from the PCA9625 (at any time) as a 'SWRST Call Abort'. The PCA9625 does not initiate a reset of its registers. This happens only when the format of the SWRST Call sequence is not correct.

### 7.7 Individual brightness control with group dimming/blinking

A 97 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 4 LED outputs):

- A lower 190 Hz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to provide a global brightness control.
- A programmable frequency signal from 24 Hz to $1 / 10.73 \mathrm{~Hz}$ ( 8 bits, 256 steps) with programmable duty cycle ( 8 bits, 256 steps) is used to provide a global blinking control.


Fig 6. Brightness + Group Dimming signals

## 8. Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).


Fig 7. Bit transfer

### 8.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 8).


Fig 8. Definition of START and STOP conditions

### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 9).


Fig 9. System configuration

### 8.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


Fig 10. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus

## 9. Bus transactions


(1) See Table 4 for register definition.

Fig 11. Write to a specific register


Fig 12. Write to all registers using the Auto-Increment feature



Fig 14. Read all registers using the Auto-Increment feature

(1) In this example, several PCA9625s are used and the same sequence (A) (above) is sent to each of them.
(2) ALLCALL bit in MODE1 register is equal to 1 for this example.
(3) OCH bit in MODE2 register is equal to 1 for this example.

Fig 15. LED All Call ${ }^{2}$ ²-bus address programming and LED All Call sequence example
10. Application design-in information


## 11. Limiting values

Table 13. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | supply voltage |  | -0.5 | +6.0 | V |
| $\mathrm{V}_{\text {I/ }}$ | voltage on an input/output pin |  | $\mathrm{V}_{\text {SS }}-0.5$ | 5.5 | V |
| $\mathrm{V}_{\text {drv(LED) }}$ | LED driver voltage |  | [1] $\mathrm{V}_{\text {SS }}-0.5$ | 24 | V |
| $V_{\text {DD( }}$ (RVV)FET | FET driver supply voltage |  | [1] $\mathrm{V}_{\text {SS }}-0.5$ | 24 | V |
| $\mathrm{l}_{\text {(LEDn) }}$ | output current on pin LEDn |  | - | 100 | mA |
| ISS | ground supply current | per $\mathrm{V}_{\text {SS(DRV) }}$ FET ${ }^{\text {pin }}$ | - | 800 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | - | 1.8 | W |
|  |  | $\mathrm{T}_{\text {amb }}=85^{\circ} \mathrm{C}$ | - | 0.72 | W |
| P/ch | power dissipation per channel | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | - | 100 | mW |
|  |  | $\mathrm{T}_{\text {amb }}=85^{\circ} \mathrm{C}$ | - | 45 | mW |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | operating | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

[1] The $\mathrm{V}_{\text {drv(LED) }}$ must always be less than or equal to $\mathrm{V}_{\text {DD(DRV)FET }}$.

## 12. Thermal characteristics

Table 14. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\text {th(j-a) }}$ | thermal resistance from junction to ambient | SO32 | 55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 13. Static characteristics

Table 15. Static characteristics
$V_{D D}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {DD( }}$ (RR) FET | FET driver supply voltage |  | 10 | - | 24 | V |
| $V_{\text {DD }}$ | supply voltage |  | 2.3 | - | 5.5 | V |
| $l_{\text {D }}$ | supply current | on pin $V_{D D}(\operatorname{pin} 9)$; operating mode; no load; $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz}$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ | - | 2.5 | 10 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 2.5 | 10 | mA |
|  |  | $V_{D D}=5.5 \mathrm{~V}$ | - | 2.5 | 10 | mA |
| $\mathrm{l}_{\text {stb }}$ | standby current | on pin $V_{D D}(\operatorname{pin} 9)$; <br> no load; f $\mathrm{fCL}=0 \mathrm{~Hz}$; <br> $\mathrm{I} / \mathrm{O}=$ inputs; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |
|  |  | $V_{D D}=2.3 \mathrm{~V}$ | - | 1.3 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 1.4 | 6 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | 1.5 | 7 | $\mu \mathrm{A}$ |
|  |  | on pin $V_{\text {DD(DRV)FET }}$ (pin 24 pin 26) |  |  |  |  |
|  |  | $V_{\text {DD( }}$ DRV) $\mathrm{FET}=18 \mathrm{~V}$ | - | 400 | 1000 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage | no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | [1] - | 1.70 | 2.0 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
| loL | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ | 20 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 30 | - | - | mA |
| IL | leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 6 | 10 | pF |
| LED driver outputs |  |  |  |  |  |  |
| $\mathrm{V}_{\text {drv(LED) }}$ | LED driver voltage |  | [2] 0 | - | 24 | V |
| lol | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | [3] 100 | - | - | mA |
| $\mathrm{l}_{\text {OL(tot) }}$ | total LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | [3] 1600 | - | - | mA |
| $\mathrm{R}_{\text {on }}$ | ON-state resistance | $\begin{aligned} & V_{D D(D R V) F E T}=10 \mathrm{~V} ; \\ & V_{D D}=2.3 \mathrm{~V} \end{aligned}$ | - | 2 | 5 | $\Omega$ |
| Co | output capacitance |  | - | 2.5 | 5 | pF |
| $\overline{\text { OE input }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 2 | - | 5.5 | V |
| ILI | input leakage current |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | input capacitance |  | - | 3.7 | 5 | pF |

Table 15. Static characteristics ...continued
$V_{D D}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Address inputs | LOW-level input voltage |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | HIGH-level input voltage | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | input leakage current | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |  |
| $\mathrm{I}_{\mathrm{LI}}$ | input capacitance | -1 | - | +1 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | - | 3.7 | 5 | pF |  |  |

[1] $V_{D D}$ must be lowered to 0.2 V in order to reset part.
[2] $\quad V_{\text {DD(DRV)FET }}$ and $V_{\text {drv(LED) }}$ voltages are independent, but $V_{\text {drv(LED) }} \leq V_{\text {DD(DRV) FET }}$ at all times.
[3] Each bit must be limited to a maximum of 100 mA and the total package limited to 1600 mA due to internal busing limits.

## 14. Dynamic characteristics

Table 16. Dynamic characteristics

| Symbol | Parameter | Conditions |  | Standard-mode $\mathbf{I}^{2} \mathrm{C}$-bus |  | Fast-mode $\mathrm{I}^{2} \mathrm{C}$-bus |  | Fast-mode Plus ${ }^{2} \mathrm{C}$-bus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  |  | 0 | 100 | 0 | 400 | 0 | 1000 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  |  | 4.7 | - | 1.3 | - | 0.5 | - | $\mu \mathrm{s}$ |
| $t_{\text {HD; }}$ STA | hold time (repeated) START condition |  |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{s}$ |
| $t_{\text {Su }}$;STA | set-up time for a repeated START condition |  |  | 4.7 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {su;sto }}$ | set-up time for STOP condition |  |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | data hold time |  |  | 0 | - | 0 | - | 0 | - | ns |
| tvd;Ack | data valid acknowledge time |  | [1] | 0.3 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | $\mu \mathrm{s}$ |
| tvo;DAT | data valid time |  | [2] | 0.3 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | $\mu \mathrm{s}$ |
| tsu;DAT | data set-up time |  |  | 250 | - | 100 | - | 50 | - | ns |
| tıow | LOW period of the SCL clock |  |  | 4.7 | - | 1.3 | - | 0.5 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and SCL signals |  | [3][4] | - | 300 | $20+0.1 C_{b} \underline{[5]}$ | 300 | - | 120 | ns |
| $\mathrm{tr}_{r}$ | rise time of both SDA and SCL signals |  |  | - | 1000 | $20+0.1 C_{b} \underline{[5]}$ | 300 | - | 120 | ns |
| $t_{\text {SP }}$ | pulse width of spikes that must be suppressed by the input filter |  | [6] | - | 50 | - | 50 | - | 50 | ns |

[1] tvd;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
[2] $t_{V D ; D A T}=$ minimum time for SDA data out to be valid following SCL LOW.
[3] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the $\mathrm{V}_{\mathrm{IL}}$ of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
[4] The maximum $t_{f}$ for the SDA and SCL bus lines is specified at 300 ns . The maximum fall time $\left(\mathrm{t}_{\mathrm{f}}\right)$ for the SDA output stage is specified at 250 ns . This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified $\mathrm{t}_{\mathrm{f}}$.
[5] $\quad \mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .
[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns .


Fig 17. Definition of timing

|  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| protocol | START <br> condition <br> (S) | bit 7 <br> MSB <br> (A7) | bit 6 |  |
|  | (A6) |  |  |  |


| bit 1 <br> (D1) | bit 0 <br> (D0) | acknowledge <br> (A) | STOP <br> condition <br> (P) |
| :--- | :---: | :---: | :---: |

SCL



Rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
Fig 18. $I^{2} \mathrm{C}$-bus timing diagram

## 15. Test information


$R_{L}=$ Load resistor for LEDn. $R_{L}$ for SDA and SCL > $1 \mathrm{k} \Omega$ (3 mA or less current).
$C_{L}=$ Load capacitance includes jig and probe capacitance.
$R_{T}=$ Termination resistance should be equal to the output impedance $Z_{0}$ of the pulse generators.
Fig 19. Test circuitry for switching times

## 16. Package outline

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.27 \\ & 0.18 \end{aligned}$ | $\begin{aligned} & 20.7 \\ & 20.3 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & \hline 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.95 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.1 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.02 \\ & 0.01 \end{aligned}$ | $\begin{aligned} & 0.011 \\ & 0.007 \end{aligned}$ | $\begin{aligned} & 0.81 \\ & 0.80 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.047 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.037 \\ & 0.022 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT287-1 |  | MO-119 |  |  | $-00-08-17$ |  |

Fig 20. Package outline SOT287-1 (SO32)
PCA9625_2

## 17. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

## 18. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 18.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities


### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 21) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 17 and 18

Table 17. SnPb eutectic process (from J-STD-020C)

| Package thickness $(\mathbf{m m})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathbf{m m}^{\mathbf{3}}\right)$ |  |
|  | $<350$ | $\geq 350$ |
| $<2.5$ | 235 | 220 |
| 2.5 | 220 | 220 |

Table 18. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature $\left({ }^{\circ} \mathbf{C}\right)$ |  |  |  |
| :--- | :--- | :--- | :---: | :---: |
|  | Volume $\left(\mathbf{m m}^{\mathbf{3}}\right)$ |  |  |  |
|  | $<\mathbf{3 5 0}$ | $\mathbf{3 5 0}$ to $\mathbf{2 0 0 0}$ |  |  |
| 1.6 | 260 | 260 |  |  |
|  | 260 | 250 |  |  |
|  | 250 | 245 |  |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 21.


MSL: Moisture Sensitivity Level
Fig 21. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365
"Surface mount reflow soldering description".

## 19. Abbreviations

Table 19. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CDM | Charged Device Model |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| FET | Field-Effect Transistor |
| HBM | Human Body Model |
| IC-bus $_{\text {LED }}$ | Inter-Integrated Circuit bus |
| LSB | Light Emitting Diode |
| MM | Least Significant Bit |
| MSB | Machine Model |
| NMOS | Most Significant Bit |
| NPN | Negative-channel Metal Oxide Semiconductor |
| PCB | bipolar transistor with N-type emitter and collector and a P-type base |
| PMOS | Printed-Circuit Board |
| PNP | Positive-channel Metal Oxide Semiconductor |
| PWM | bipolar transistor with P-type emitter and collector and an N-type base |
| RGB | Pulse Width Modulation |
| RGBA | Red/Green/Blue |
| SMBus | Red/Green/Blue/Amber |

## 20. Revision history

Table 20. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :--- | :--- | :--- | :--- |
| PCA9625_2 | 20080115 | Product data sheet | - | PCA9625_1 |

Modifications:

- Section 2 "Features", $6^{\text {th }}$ bullet item re-written
- Section 7.2 "Control register", 3rd paragraph following Table 3 changed from "AI[2:0] = 101 is used when the four LED drivers ..." to "AI[2:0] = 101 is used when the 16 LED drivers ..."
- Table 6 "MODE2 - Mode register 2 (address 01h) bit description": bit 1 and bit 0 descriptions re-written
- Table 13 "Limiting values":
- symbol $P_{\text {tot }}$ : added separate specifications for Conditions $T_{a m b}=25^{\circ} \mathrm{C}$ and $T_{a m b}=85^{\circ} \mathrm{C}$
- added specification for $P /$ ch, power dissipation per channel
- added Table note [1]
- added Section 12 "Thermal characteristics"
- Table 15 "Static characteristics", sub-section "Supply", $\mathrm{I}_{\mathrm{DD}}$ : added "on pin $\mathrm{V}_{\mathrm{DD}}$ (pin 9)" to Conditions column
- Table 15 "Static characteristics", sub-section "Supply", $I_{\text {stb }}$ :
- added "on pin $\mathrm{V}_{\mathrm{DD}}$ (pin 9)" to Conditions column
- for condition $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$, changed Typ value from $2.3 \mu \mathrm{~A}$ to $1.3 \mu \mathrm{~A}$; changed Max value from $11 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$
- for condition $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, changed Typ value from $2.9 \mu \mathrm{~A}$ to $1.4 \mu \mathrm{~A}$; changed Max value from $12 \mu \mathrm{~A}$ to $6 \mu \mathrm{~A}$
- for condition $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, changed Typ value from $3.8 \mu \mathrm{~A}$ to $1.5 \mu \mathrm{~A}$; changed Max value from $15.5 \mu \mathrm{~A}$ to $7 \mu \mathrm{~A}$
- added separate specifications for condition "on pin $V_{\text {DD(DRV)FET }}$ (pin 24 and pin 26)"
- Table 15 "Static characteristics", sub-section "LED driver outputs": added $\mathrm{R}_{\text {on }}$ specification
- Table 15 "Static characteristics", Table note [2] re-written
PCA9625_1 $20070917 \quad$ Objective data sheet $\quad$ -


## 21. Legal information

### 21.1 Data sheet status

| Document status $[1][2]$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 21.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.
Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 21.3 Disclaimers

General - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.
Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.
No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$\mathbf{I}^{2} \mathbf{C}$-bus - logo is a trademark of NXP B.V.

## 22. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 23. Contents

1 General description ..... 1
2 Features
3 Applications ..... 3 ..... 18.1
4 Ordering information ..... 3
5 Block diagram ..... 4
6 Pinning information ..... 5
6.1 Pinning ..... 5
6.2 Pin description ..... 5
7 Functional description ..... 6
7.1 Device addresses ..... 6
7.1.1 Regular ${ }^{2} \mathrm{C}$-bus slave address ..... 6
7.1.2 LED All Call $\mathrm{I}^{2} \mathrm{C}$-bus address ..... 7
7.1.3 LED Sub Call ${ }^{2} \mathrm{C}$-bus addresses ..... 7
7.1.4 Software Reset ${ }^{2} \mathrm{C}$-bus address ..... 7
7.2 Control register ..... 8
7.3 Register definitions ..... 9
7.3.1 Mode register 1, MODE1 ..... 10
7.3.2 Mode register 2, MODE2 ..... 11
7.3.3 PWM0 to PWM15, individual brightness control. ..... 11
7.3.4 GRPPWM, group duty cycle control ..... 12
7.3.5 GRPFREQ, group frequency ..... 12
7.3.6 LEDOUT0 to LEDOUT3, LED driver output state ..... 13
7.3.7 SUBADR1 to SUBADR3, $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 1 to 3 . ..... 13
7.3.8 ALLCALLADR, LED All Call ${ }^{2} \mathrm{C}$-bus address. ..... 14
7.4 Active LOW output enable input ..... 14
7.5 Power-on reset ..... 15
7.6 Software Reset ..... 15
7.7 Individual brightness control with group dimming/blinking ..... 16
8 Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus. ..... 17
8.1 Bit transfer ..... 17
8.1.1 START and STOP conditions ..... 17
8.2 System configuration ..... 17
8.3 Acknowledge ..... 18
9 Bus transactions ..... 19
10 Application design-in information ..... 21
11 Limiting values ..... 22
12 Thermal characteristics ..... 22
13 Static characteristics. ..... 23
14 Dynamic characteristics ..... 24
15 Test information ..... 26
16 Package outline ..... 27218
17
Handling information ..... 28Soldering of SMD packages28
18.2
Introduction to soldering. ..... 2818.3
Wave and reflow soldering ..... 2818.4Wave soldering.2819
Reflow soldering ..... 2920 Revision history302131
Legal information ..... 32
21.1 Data sheet status ..... 32
21.2 Definitions ..... 32
21.3 Disclaimers ..... 32
21.4 Trademarks ..... 32
22 Contact information ..... 32
23 Contents ..... 33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

## © NXP B.V. 2008

All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 15 January 2008
Document identifier: PCA9625_2

