



GigaBit Logic

Addendum # 1

GaAs IC Data Book & Designer's Guide - May 1988

SUMMARY OF CHANGES

Part #/Databook Section	Description of Changes	Databook Page	Addendum Page
Table of Contents	AN-5 and AN-6 page numbers	v	1
10G004	Pinout Diagram	1-27	1
10G012B/013	OPD output description	1-37	1,2
	New values for ISS, IEE, and Pd in DC Characteristics Table	1-39	
10G041A	Modified Block Diagram	1-77	2
10G060	Modified pinout for 40 pin "L" and "C" packages	1-110	2
10G065	Modified pinout for 40 pin "L" and "C" packages	1-130	3
10G070	Modified pinout for 40 pin "L" and "C" packages	1-140	3
10G100	Csel input description	1-143	3
12G044	Modified pin #25 assignment	2-20	4
16G010/16G011	Pad layout titles	3-6	4
16G020	New values for Vgs and Vgd in the Absolute Maximum Ratings Table	3-9	4
16G021	New values for Vg1s and Vg2p in the Absolute Maximum Ratings Table	3-16	4
16G040/AN-7	Modified Figure #2	3-21/7-78	4,5
16G060	Pinout changes	3-42	5
GaAs IC Reliability Hndbk.	Corrections in the Activation Energy Results data	9-36	5
68 I/O drawing	Title - Leaded Chip Carrier	10-5	5
Sales Offices Listing	Phone number for Centaur Corp. - Irvine office	10-7	5

Important Notices

The content of this addendum modifies GigaBit's *GaAs IC Data Book & Designer's Guide*, May 1988.

GigaBit Logic reserves the right to make changes in its devices or device specifications without notice.



GigaBit Logic warrants performance of its IC products to current specifications in accordance with GigaBit's standard warranty terms and conditions.

© GigaBit Logic Inc. 7/88. 1908 Oak Terrace Lane, Newbury Park, CA 91320-1731
 TEL: (805) 499-0610 inside CA • Toll Free: (800) GAAS-ICS • FAX: (805) 499-2751 • Telex: 6711358 GIGAB

3.25A

T-51-19



ITEM	DATABOOK PAGE #	DESCRIPTION												
 <p>Three 1N914 or 1N4148</p>														
16G060	3-42	Pinout changes. The correct pinout diagram is shown below.												
<table border="1" data-bbox="191 1039 586 1167"> <thead> <tr> <th>Pin #</th><th>Was</th><th>Is</th></tr> </thead> <tbody> <tr> <td>3</td><td>Vc</td><td>VTTC</td></tr> <tr> <td>22</td><td>VTTC</td><td>Vc</td></tr> <tr> <td>23</td><td>Vc</td><td>VTTC</td></tr> </tbody> </table>	Pin #	Was	Is	3	Vc	VTTC	22	VTTC	Vc	23	Vc	VTTC		 <p>(Top View)</p>
Pin #	Was	Is												
3	Vc	VTTC												
22	VTTC	Vc												
23	Vc	VTTC												
GaAs IC Reliability & Quality Assurance Handbook	9-36	In the Activation Energy Results section, the median life at junction temperature of 225°C is <u>2,420 Hours</u> instead of 4,240 Hours. At 175°C junction temperature, the median life is <u>94,758 Hours</u> instead of 124,758 Hours.												
68 I/O Package	10-5	The 68 pin package drawing is of a leaded chip carrier.												
Sales Offices Listing	10-7	The phone number of the Centaur Corporation office in Irvine, California is: (714) 261-2123												

2-25B

T-51-19



GigaBit Logic

16G060
 ADVANCE

Time Delay Generator

2 To 20 ns Programmable Delay/1 ps Resolution

DISTINCTIVE CAPABILITIES

- Voltage-programmable edge delay and pulsewidth
- Single-ended D inputs select true or inverted output
- ECL and 10G PicoLogic compatible I/O
- Temperature and voltage compensated using VBB threshold reference input
- On-chip VBBS (-1.2V) reference voltage supply
- GHz switching rate between programmed timing sets
- Wire-OR output capability
- Available in C-lead or leadless chip carrier or dice form
- Packages contain internal decoupling capacitors for optimum high frequency performance

APPLICATIONS

- Clock system deskew
- Time Delay Vernier
- Precision pulse generation
- HS timeset formatter


FUNCTIONAL DESCRIPTION

The 16G060 is an ECL or 10G PicoLogic compatible high resolution time delay generator. Because of its sensitive differential amplifier and linear ramp generator circuitry, the 16G060 can produce voltage ramp-based time delays with picosecond resolution over nanosecond ranges. The outputs can be inverted under control of the D (digital) inputs. Outputs OUTn are pulse outputs equal to the Reset input pulse width but with the leading edge delayed by the amount of delay programmed. The two NOR outputs provide pulses with both leading and trailing edge delay programmability. The OR output can provide up to two pulses with independent delay programmability of all leading and trailing edges. The device features a nominal -1.2V GaAs/ECL threshold reference supply voltage output on pin VBBS. Output transition times are typically 150ps.

The 16G060 features a reference level current source output (Iref) which when connected to the ramp generator adjust input (Iadj) configures an 8 to 10 ns total ramp delay. Shorter or longer delays can be programmed by externally setting the current into Iadj using a resistor to ground (VddI).

The 16G060 is fabricated using GigaBit's high volume, production proven GaAs MESFET process technology.

BLOCK DIAGRAM



16G060 ORDERING INFORMATION

Package Type	Part Number
C-Leaded chip carrier	16G060-2C
Leadless chip carrier	16G060-2L
Unpackaged dice	16G060-2X

T-51-19

16G060



GigaBit Logic

FUNCTIONAL DESCRIPTION (cont.)	PIN DESCRIPTIONS
<p>The diagram above shows one possible timing setup for the 16G060. The analog inputs A1 thru A4 are configured with DC voltages such that $A1 > A2 > A3 > A4$ and the digital inputs D1 thru D4 are set to provide delayed falling edges (D = '1') or rising edges (D = '0'). (In this case D1 = D3 = '1' and D2 = D4 = '0'.) The delayed edge outputs OUT1 thru OUT4 behave as shown. The NOR12 output is a pulse with rising edge determined by A1 and falling edge determined by A2. The NOR34 output is a pulse similarly determined by A3 and A4. The OROUT output is simply the logical OR of NOR12 and NOR34.</p> <p>By changing the logical states of D1 thru D4, other combinations of true and inverted edge delay outputs can be generated. The pulse outputs can be made to produce or not produce pulses. This leads to the very useful ability to use the OROUT output or an external wire-OR of OUT1 -4 to produce different pulse or edge delays between firings of the ramp. For a total ramp time setting (using ladj) of 2 ns, the cycle rate of the device would be once every 2.75 ns (0.75 ns required for ramp reset). This means that preset timings could be switched at a 360 MHz rate</p>	<p>D1 to D4 Data inputs</p> <p>A1 to A4 Analog voltage delay programming inputs</p> <p>OUT1 - 4 Delayed edge outputs</p> <p>NOR12 Pulse output controlled by D1,A1,D2,A2</p> <p>NOR34 Pulse output controlled by D3,A3,D4,A4</p> <p>OROUT NOR12 + NOR34</p> <p>RESET, RESET Differential ramp reset/start control</p> <p>ladj Ramp-rate control current input</p> <p>Iref Current source output for ramp-rate control</p> <p>VDDO Output driver ground (0V)</p> <p>VDDL Internal logic ground (0V)</p> <p>VSS -3.4V power supply</p> <p>VEE -5.2V power supply</p> <p>Vramp -7.0V supply to the ramp generator</p> <p>VTTC VDDO internal decoupling capacitor return. VTTC is brought into the 16G060 package as the AC return lead for the internal VDDO output driver decoupling capacitor. It is not brought onto the 16G060 die. VTTC is typically equal to VTT (nominally -2.0V).</p> <p>Vc -2.0V supply to ramp generator and analog input termination voltage.</p> <p>VBB Threshold reference level input. Provided to allow direct tracking of the driving logic family's output threshold voltage. Connect to VBBS when the 16G060 is driven from PicoLogic. When driving from ECL or other GaAs families, connect to that family's threshold voltage. This pin may not be left unconnected.</p> <p>VBBS PicoLogic threshold reference voltage output. Nominally equal to -1.2V with a 40Ω source impedance. Connect to VBB when interfacing with PicoLogic. $\Delta VBBS/\Delta \text{Temp.} = 0.6\text{mV}/^\circ\text{C}$, $\Delta VBBS/\Delta VSS = 200\text{mV}/\text{V}$.</p>

16G060

3-37

3074 C-03

T-51-19




GigaBit Logic

16G060


Functional Description (continued)

The detailed operation of the 16G060 is described by the following tables:


For outputs OUT1 thru OUT4,



For output NOR12, (assuming $A1 > A2$),




Output NOR34 is similar, (assuming $A3 > A4$),




For output OROUT, (assuming $A1 > A2 > A3 > A4$), a variety of output waveforms can be produced, many of which will be the same as one or the other of the NOR outputs. This results from setting one of the NOR outputs to 'Low' with the (0,1) D-input combination so that OROUT is determined by the other NOR output, or from masking one NOR waveform with the

Additional output waveforms are shown below.



By setting the analog voltage inputs A1 thru A4 to desired levels and switching the D1 thru D4 inputs between ramp cycles, useful combinations of timing waveforms can be generated at high speed. For example:



Since D1 thru D4 can be operated at GHz speeds, a sequence of timing changes can be executed at a maximum speed determined by the ramp cycle rate used, rather than by the speed of the DAC's used to provide analog inputs A1 thru A4.

T-51-19



GigaBit Logic


16G060

16G060 APPLICATIONS INFORMATION

The diagram to the right shows more detail of the ramp generator circuit. Note that the proper termination point for the analog inputs is the Vc pin in order to minimize the effect of any Vc supply noise on the switching threshold of the ramp voltage comparator.

The total ramp period is adjustable from approximately 2 to 20 ns via application of between 1 and 5 mA into the ladj pin. This current can be provided using a resistor to VddI (Gnd) in the range of from 3500Ω to 700Ω. The Iref current output of approximately 3 mA provides for a total ramp period of about 4 to 5 ns when Iref is strapped to the ladj input.

It is also possible to operate the 16G060 with $V_{ramp} = V_{ee} = -5.2V$. In this case, the total ramp delay is reduced to approximately 3 to 4 ns and the ladj input will have no adjustment control.





GigaBit Logic

T-51-19

16G060

ABSOLUTE MAXIMUM RATINGS

(Beyond which useful life may be impaired) (Note 1)

SYMBOL	PARAMETER	ABSOLUTE MAXIMUM RATING	NOTES
TSTOR	Storage Temperature	- 65 °C to + 150 °C	2
TJ	Junction Temperature	- 55 °C to + 150 °C	
TC	Case Temperature Under Bias	- 55 °C to + 125 °C	
VDDO	Output Driver Supply Voltage	VSS to + 1.0 V	
VSS	Supply Voltage	- 4.0 V to + 0.5 V	
VEE	Supply Voltage	-7.0 V to VSS + 0.5 V	
VRAMP	Supply Voltage	-7.5 V to VSS + 0.5 V	
VIND	Voltage Applied to Digital Inputs, Continuous (Vss = -3.4V, Vee = -5.2V, Vramp = -7.0V)	- 4.0 V to + 0.5 V	3
VINA	Voltage Applied to Analog Inputs, Continuous (Vss = -3.4V, Vee = -5.2V, Vramp = -7.0V)	-5.7 V to -1.5 V	
VADJ	Voltage Applied to Iadj Input	-5.7 V to -1.5 V	
IIN	Current Into Any Input; Continuous	- 0.5 mA to 1.0 mA	
VOUT	Voltage Applied to Any Output	-4.0V to +7.0 V	
IOUT	Current From Any Output; Continuous	-100 mA	
PD	Power Dissipation Per Output POUT = (VDDO-VOUT) x IOUT	100 mW	
VBB	Threshold Reference Input Voltage	-4.0V to +0.5V	
IBB	Input current (from interfacing family)	-0.5mA to +1.0mA	
VTTC	VDDO Internal Decoupling Cap. Return	-6.0 V to VDDO	
VTT	Load Termination Supply	-6.0 V to VDDO + 6.0 V	

Notes:

1. All voltages specified with VDDL defined as ground. Positive current is defined as current into the device. Power supply sequencing is not necessary, but since the VEE supply is used to bias off the normally-on depletion mode FETs, sustained (>5 secs.) application of VSS in the absence of VEE may result in excessive power dissipation and damage to the device.
2. TC is measured at case top.
3. Subject to IOUT and PD limitations.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	NOM	MAX	UNITS	NOTES
TC	Case Operating Temperature		25		°C	1
VDDL	Logic Supply Voltage		Gnd		V	
VDDO	Output Driver Supply Voltage	-0.8	Gnd	1.0	V	
VC	Ramp Supply Voltage	-2.2	-2.0	-1.8	V	
VSS	Supply Voltage	-3.5	-3.4	-3.3	V	2
VEE	Supply Voltage	-5.5	-5.2	-5.1	V	
VRAMP	Ramp Supply Voltage	-7.5	-7.0	-6.5	V	
VTTC	VDDO Internal Decoupling Return	VSS	VTT	VDDO	V	
VTT	Load Termination Supply Voltage	VSS	-2.0	-2.0	V	2
RLOAD	Output Termination Load Resistance	25	50	100	Ω	

- Notes:**
1. Tcase measured at case top. User attention to appropriate device thermal management is recommended. See GigaBit Application Note 3, "Thermal Management of PicoLogic and NanoRam GaAs Digital IC Families" for a complete discussion of device thermal management. Heatsinks are available from GigaBit. See page 8, notes 6 and 7.
 2. The RLOAD and VTT combination used is subject to maximum output current and power restrictions.

T-51-19

16G060



GigaBit Logic

DC CHARACTERISTICS (Notes 1,2)							
VSS = -3.5V to -3.3V, VEE = -5.2V, Vramp = -7.0V, Vc = -2.0V, VDDL=VDDO = 0V, unless otherwise indicated.							
Symbol	Parameter	16G060			Units	Test Conditions	Notes
		Minimum	Typical	Maximum			
VOH	Output Voltage High	- 0.8	-0.4	-0.3	V	VOH = -0.8V	3
VOL	Output Voltage Low	- 2.0	-1.9	- 1.8	V		
IOH	Output Current High		-70	-60	mA		
VIH	Input Voltage High	- 1.0		VDDL	V		
VIL	Input Voltage Low	VSS		- 1.6	V	VIN = -1.0V to -1.6V	6
IIN	Input Current	-500		500	uA		
VAin	A1 -A 4 Input Voltage	- 4.0		- 2.4	V		
Iref	Ref. Current Output		2.0		mA		
VBBS	Thresh. Ref. Voltage		-1.2		V		4
ladj	Ramp Rate Control	1.0	2.0	5.0	mA		
Ic	Vc Supply Current		20		mA		
Iramp	Vramp Supply Current		20		mA		
ISS	Power Supply Current		200		mA		5
IEE	Power Supply Current		50		mA		
PD	Power Dissipation		1000		mW		
Notes:							
1. These characteristics are applicable from DC to 500 MHz.							
2. Test conditions unless otherwise indicated: VBB = -1.3V, VTT = -2.0V, VTTC = VTT, Rload = 50Ω to -2.0V.							
3. IOH is the available source follower output current at VOH = -0.8V.							
4. Nominally equal to -1.2V with a 40Ω source impedance. The range of VBBS at 25°C is -1.05V to -1.3V. ΔVBBS/ΔTemp. = +0.6mV/°C; ΔVBBS/ΔVSS = +0.2mV/mV.							
5. Measured at nominal supply voltages and 50% output duty cycle. Excludes VDDO output source follower power (typically 15 mW per loaded output) .							
6. Digital inputs only (Reset, Reset, D1, D2, D3, D4).							
AC CHARACTERISTICS (Note 1)							
VSS = -3.5V to -3.3V, VEE = -5.2V, Vramp = -7.0V, Vc = -2.0V, VDDL=VDDO = 0V, unless otherwise indicated.							
SYMBOL	PARAMETER	Tc = +25°C				UNITS	NOTES
		MIN	TYP	MAX			
tr, tf	Output rise/fall times		125	175		ps	2
tpwr	Reset pulse width	750	600			ps	
tdr	Reset delay		150			ps	3
tdrs	Ramp start delay		150			ps	
tdo1	Output delay (OUTn)	400	500	600		ps	
tdo2	Output delay (OR/NOR)	400	450	550		ps	
Linearity	Analog voltage to delay time linearity		1.0			%	
Δe	Edge placement accuracy		Tbd			ps	
NOTES:							
1. Test conditions unless otherwise indicated: VBB = -1.2V, VTT = -2.0V, VTTC = VTT, RLOAD = 50Ω to VTT, VIH = -0.7V, VIL = -1.7V, VOH ≥ -0.7V, VOL ≤ -1.7V, VAIn = -2.7V to -3.7V. Input signal rise and fall times ≤ 200 ps.							
2. Rise and fall times are measured at the 20% and 80% points of the transition from Vol max to Voh min.							
3. Measured with A input at -2.4V.							

16G060

3-41

3078


C-07



GigaBit Logic


T-51-19
16G060

SWITCHING WAVEFORMS



* tramp and trst are delays determined by the ramp rate and analog input voltage set by the user.

PIN FUNCTION DRAWING - PACKAGE TYPES "L" AND "C"



NOTES: Pin 1 is marked for orientation.