

NOV 21

Am27S07

64-Bit Noninverting-Output Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit low power Schottky RAMS
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write
- Available with three-state outputs (Am27S07)
- Electrically tested and optically inspected die for the assemblers of hybrid products

GENERAL DESCRIPTION


The Am27S07 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs.

An active LOW Write line (WE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs Do to D₃ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs O₀ to O₃.

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

BLOCK DIAGRAM



MODE SELECT TABLE

In	put	Data Output	Mode		
ĊS	WE	Status O ₀₋₃			
L	L	Output Disabled	Write		
L	Н	Selected Word	Read		
Н	X	Output Disabled	Deselect		

H = HIGH


L = LOW X = Don't Care

PRODUCT SELECTOR GUIDE

Access Time	25 ns	30 ns	35 ns	50 ns		
lcc	70 mA	70 mA	70' mA	70 mA		
Temperature Range	С	М	С	М		
Three-State Part Number	275	07A	27 S 07			

Publication # Rev. Issue Date: February 1989








ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations AM27S07 PC, PCB, DC, DCB

AM27S07A

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

Valid	Combinations
AM27S07	/BEA.
AM27507A	/BFA, /B2A

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMO sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 9, 10, 11.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
DC Voltage Applied to Outputs	0.5 V to +Vcc Max.
DC Input Voltage	0.5 V to +5.5 V
Output Current into Outputs	20 mA
DC Input Current	30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military* (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

(See Note 5)

*Military Product 100% tested at $T_C = +25$ °C, +125°C, and -55°C.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)


Decemeter	Parameter Parameter					Am27\$07			
Symbol	Description	Test Conditions			Min.	Тур.	Max.	Unit	
VOH	Output HIGH	V _{CC} = Min.,	IOH = -5.2 mA	COMIL	2.4	3,2		V	
*OH	Voltage	VIN - VIH OF VIL	IOH = -2.0 mA	MIL	7	3.2			
V	Output LOW	Vcc = Min.,	IOL = 16 mA	350		450	mV		
VOL	Voltage	VIN = VIH OF VIL IOL = 20 mA			T	380	500	inv	
VIH	Input HIGH Level		Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2)					v	
VIL	input LOW Level	Guaranteed Input Lo Voltage for All Input			0.8	ľ			
t	Input LOW Current	V _{CC} = Max.,	WE, Do-D3, Ao-A3		1	-15	- 250		
IIL Input LOW Current VIN		VIN = 0.40 V		-30	- 250	μΑ			
ISC (Note 3)	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0 V	- 20	- 45	-90				
lcc	Power Supply Current	All Inputs = GND Outputs = Open VCC = Max.		50	70	mA			
Val	Input Clamp Voltage	V _{CC} = Min., 1 _{IN} = -18 mA				-0.85	-1.2	٧	
	Output Leakage	VCS = VIH or VWE=1 VOUT = 2.4 V, VCC				0	40		
CEX	Current	VCS = VIH OF VWE = VIL VOUT = 0.4 V, VCC = Max.			-40	0		μ Α	

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

 4. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear
- feet per minute. Conformance testing performed instantaneously where $T_A = T_C = T_J$. $\theta_{JA} \approx 50^{\circ} \text{W}$ (with moving air) for Ceramic DIP. $\theta_{JC} \approx 10-17^{\circ} \text{W}$ for Flatpack and leadless chip carrier.





SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

1			A	Am27S06A/27S07A				Am27S06/27S07			
		Parameter Description	C Devices		M Devices		C Devices		M Devices		†
No. Paramete Symbol	Parameter Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tpLH(A)	Delay from Address to Output		1		<u> </u>					
2	1pHL(A)	Delay from Address to Output		25		30	ł	35	l	50	ns
3	tpZH(CS)	Delay from Chip Select (LOW) to		15		20	 				
4	tpZL(CS)	Active Output and Correct Data		13		20		17	1	25	ns
5	tpZH(WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data		20		25		25	-		
6	tpZL(WE)	(Write Recovery-See Note 1)	• 20		Ī	25	35			40	ns
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
8	th(A)	Hold Time Address (After Termination of Write)	0		0		0		0		ris
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	20		25		25		25		na
10	t _h (OI)	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
11	t _{pw} (₩Ē)	MIN Write Enable Width Pulse to Insure Write	20		25		25		25		ns.
12	tpHZ(CS)	Delay from Chip Select (HIGH)		15							
13	tpLz(CS)	to inactive Output (HI-Z)		15		20		17		25	п\$
14	tpLZ(WE)	Delay from Write Enable (LOW)									
15	tpHZ(WE)	to Inactive Output (HI-Z)		20		25		25		35	ns


Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)

recovery glitch.)


2. tp_{LH}(A) and tp_{HL}(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V.

3. For 3-state output, tp_{ZH}(WE) and tp_{ZH}(CS) are measured with S₁ open, C_L = 30 pF and with both the input and output timing referenced to 1.5 V. tp_{ZL}(WE) and tp_{ZL}(CS) are measured with S₁ closed, C_L = 30 pF and with both the input and output timing referenced to 1.5 V. tp_{HZ}(WE) and tp_{HZ}(CS) are measured with S₁ open and C_L ≤ 5 pF and are measured between the 1.5 V level on the input to the V_{OH} = 500 mV level on the input and the V_{OL}+500 mV level on the output.





Write Cycle Timing. The cycle in initiated by an address change. After $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ min must be allowed before the address may be changed again. The output will be floating for the Am27S07 while the write enable is LOW.



Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27S07 disabled output is "OFF", represented by a single center line.