High Speed 512K x 8Bit CMOS Dynamic RAM with with Fast Page Mode

DESCRIPTION

This is a family of 524,288 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Access time (-4), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 512Kx8 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for microcomputer, personal computer and portable machines.

FEATURES

- Part Identification
 - KM48C512D/DL (5V, 1K Ref.)
- Active Power Dissipation

Unit: mW

Speed	Active Power Dissipation
_4	770

- Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- .. Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in 28-pin SOJ 400mil & 28-pin TSOP(II) 400mil packages

DataSheet4U. Dual +5V • 10% power supply

DataShe


Refresh Cycles

Part	Vcc	Refresh	Refresh period		
NO.		cycle	Normal	L-ver	
C512D	5V	1K	16ms	128ms	

Perfomance Range:

Speed	trac	tcac	trc	tpc
-4	40ns	12ns	75ns	28ns

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.




ELECTRONICS

www.DataSheet4U.com

KM48C512D

PIN CONFIGURATION (Top Views)



et4U.com

DataSheet4U.com

DataShe

Pin Name	Pin Function
A0 - A9	Address Inputs
DQ0 - 7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C	No Connection



DataSheet4U.com

www.DataSheet4U.com

KM48C512D

CMOS DRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units	
Voltage on any pin relative to Vss	VIN,VOUT	-1.0 to +7.0	V	
Voltage on Vcc supply relative to Vss	Vcc	-1.0 to +7.0	V	
Storage Temperature	Tstg	-55 to +150	••	
Power Dissipation	Po	1	w	
Short Circuit Output Current	los	50	mA	

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta= 0 to 70...)

Parameter	Symbol	Min	Тур	Max	Units
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	-	Vcc+1.0*1	V
Input Low Voltage	VIL	-1.0 ^{*2}	-	0.8	V

^{*1:} Vcc+2.0/20ns(5V), Pulse width is measured at Vcc

DataSheet4U.com

DataShe

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0**VIN**VIN+0.5V, all other input pins not under test=0 Volt)	li(L)	-5	5	uA
Output Leakage Current (Data out is disabled, 0V**VouT**Vcc)	lO(L)	-5	5	uA
Output High Voltage Level(IOH=-5mA)	Vон	2.4	-	V
Output Low Voltage Level(IoL=4.2mA)	Vol	-	0.4	V



ELECTRONICS

www.DataSheet4U.com

DataSheet4U.com

et4U.com

^{*2 : -2.0}V/20ns(5V), Pulse width is measured at Vss

KM48C512D

CMOS DRAM

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Max	Units
ICC1	Don't care	140	mA
ICC2	Don't care	2	mA
Icc3	Don't care	140	mA
ICC4	Don't care	110	mA
ICC5	Normal L	1 150	mA uA
ICC6	Don't care	140	mA
ICC7	L	300	uA
Iccs	L	200	uA

lcc1*: Operating Current (RAS and CAS, Address cycling @tRC=min.)

ICC2 : Standby Current (RAS=CAS=W=VIH)

Icc3*: RAS-only Refresh Current (CAS=VIH, RAS, Address cycling @tRC=min.)

Icc4*: Fast Page Mode Current (RAS=VIL, CAS, Address cycling @tPC=min.)

Iccs: Standby Current (RAS=CAS=W=Vcc-0.2V)

Icce*: CAS-Before-RAS Refresh Current (RAS and CAS cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(VIH)=VCC-0.2V, Input low voltage(VIL)=0.2V, CAS=0.2V,

Din=Don't care, Trc=31.25us, Tras=Trasmin~300ns

Iccs : Self Refresh Current

et4U.cor

RAS=CAS=VIL, W=OE=A0 ~ A9 =Vcc-0.2V or 0.2V,

DQ0 ~ DQ7=Vcc-0.2V, 0.2V or Open

*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, Icc6 and Icc7, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

DataShe



KM48C512D

CMOS DRAM

CAPACITANCE (TA=25., VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A9]	Cin1	-	5	pF
Input capacitance [RAS, CAS, W, OE]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ7]	Coq	-	7	pF

AC CHARACTERISTICS (0 *** TA** 70 **, See note 1,2)

Test condition: Vcc=5.0V•• 10%, Vih/Vil=2.8/0.4V, Voh/Vol=2.0/0.8V

Parameter	Symbol	-	4	Units	Note
	Oymbol	Min	Max	Units	Note
Random read or write cycle time	trc	75		ns	
Read-modify-write cycle time	trwc	111		ns	
Access time from RAS	trac		40	ns	3,4,10
Access time from CAS	tcac		12	пѕ	3,4,5
Access time from column address	taa		20	ns	3,10
CAS to output in Low-Z	tcLZ	0		ns	3
Output buffer turn-off dealy	toff	0	9	ns	6
Transition time (rise and fall)	tт	3	50	ns	2
RAS precharge time	tRP	25		ns	
RAS pulse width	tras	40	10K	ns	
RAS hold time	trsh	12		ns	
CAS hold time	tcsH	40		ns	
CAS pulse width	tcas	12	10K	ns	
RAS to CAS delay time	trco	18	28	ns	4
RAS to column address delay time	tRAD	13	20	ns	10
CAS to RAS precharge time	tcrp	5		ns	
Row address set-up time	tasr	0		ns	
Row address hold time	trah	8		ns	
Column address set-up time	tasc	0		ns	
Column address hold time	tcah	10		ns	
Column address to RAS lead time	tral	20	***	ns	
Read command set-up time	trcs	0		ns	
Read command hold time referenced to CAS	tксн	0		ns	8
Read command hold time referenced to RAS	trrh	0		ns	8
Write command set-up time	twcs	0		ns	7
Write command hold time	twch	10		ns	
Write command pulse width	twp	10		ns	
Write command to RAS lead time	trwl	12		ns	
Write command to CAS lead time	tcwL	12		ns	

^{* 0 ••••} TA•• 60 •• , Output Loading(CL) = 30pF



ELECTRONICS

www.DataSheet4U.com

DataSheet4U.com

DataSheet4U.com

DataSheet4U.com

KM48C512D

CMOS DRAM

AC CHARACTERISTICS (Continued)

	Parameter	Symbol	-	4	Units	Note	
Ĺ	Data set-up time	- J	Min	Max	Offics	More	
	Data set-up time	tos	0		ns	9	1
	Data hold time	tон	10		ns	9	
Ĺ	Refresh period (Normal)	tref		16	ms	****	
	Refresh period (L-ver)	tref		128	ms		1
ļ	CAS to W delay time	tcwo	31		ns	7	1
	RAS to W delay time	trwo	59		ns	7	
	Column address W delay time	tawd	39		ns	7	1
	CAS precharge to W delay time	tcpwb	44			7	
Į	CAS set-up time (CAS -before-RAS refresh)	tcsr	10		ns		1
	CAS hlod time (CAS -before-RAS refresh)	tchr	10		ns		1
	RAS to CAS precharge time	trpc	5		ns		1
	CAS precharge time (CBR counter test cycle)	t CPT	20		ns		
	Access time from CAS precharge	t CPA		25	ns	3	
	Fast Page mode cycle time	tPC	28		ns		
	Fast Page read-modify-write cycle time	tprwc	67		ns		
	CAS precharge time (Fast Page cycle)	tcp	6		ns		
	RAS pulse width (Fast Page cycle)	trasp	40	100K	ns		1
	RAS hold time from CAS precharge	tRHCP	23		ns		1
	OE access time	toea		12	ns		1
om:	OE to data delay	toen Data	Sheet4U.c g m		ns	D	atas
	Output buffer turn off delay time from OE	toez	0	9	ns	6	
	OE command hold time	toeh	12		ns		1
ĺ	RAS pulse width (C-B-R self refresh)	trass	100		us	11	1
Į	RAS precharge time (C-B-R self refresh)	trps	74		ns	11	1
	CAS hold time (C-B-R self refresh)	tcнs	-50	·····	ns	11	1

^{* 0 ••••} Ta•• 60 ••, Output Loading(CL) = 30pF



ELECTRONICS

www.DataSheet4U.com

DataSheet4U.com

KM48C512D

CMOS DRAM

NOTES

- 1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
- 2. Input voltage levels are Vih/Vil. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 30pF. Dout reference level: Voh/Vol=2.0V/0.8V
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.

 If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- Assumes that trco-trco(max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 7. twcs, trwb, tcwb, tawb and tcrwb are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs**twcs(min), the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb**tcwb(min), trwb**trwb(min), tawb**tawb(min) and tcrwb**tcrwb(min) then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. Either trich or trich must be satisfied for a read cycle.
- This parameters are referenced to the CAS falling edge in ealy write cycles and to the W falling edge in OE controlled write cycle and read-modify-write cycles.
- 10. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 11. 1024cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).

et4U.com



ELECTRONICS