

# MOS INTEGRATED CIRCUIT $\mu$ PD30100

# VR4100<sup>™</sup> **64-BIT MICROPROCESSOR**

The μPD30100 (VR4100) is a high-performance, 64-bit RISC (Reduced Instruction Set Computer) type microprocessor employing the RISC architecture developed by MIPS.

The Vn4100 is compact and consumes little power so that it can be used in battery-driven, high-performance portable systems. In addition, a multiplier circuit is provided to increase the speed.

Detailed functions are described in the following manual. Make sure to read this manual when you are designing systems.

Va4100 User's Manual (U10050E)

#### **FEATURES**

- Employs MIPS 64-bit RISC architecture
- · High-speed processing
  - 5-stage pipelining
  - · Multiplier circuit
- Instruction set compatible with VR4000™ series (conforming to MIPS-I/II/III)
  - · Sum-of-products operation instructions added
  - · Floating-point operation instructions deleted
- Low power consumption
- Supports three power control modes in addition to normal operation modes
- Virtual memory management unit (MMU)
- 32-bit address/data multiplexed bus facilitating system designing
- Supply voltage: 2.2 to 3.6 V
- Package: 100-pin plastic TQFP

#### **APPLICATIONS**

- Battery-driven portable systems
- Embedded controller, etc.

## **ORDERING INFORMATION**

Part Number Package μPD30100GC-40-7EA

100-pin plastic QFP (fine pitch) (14 × 14 mm)


The information in this document is subject to change without notice.

Document No. U10428EJ1V0DS00 (1st edition) Date Published November 1996 P Printed in Japan

© NEC Corporation 1995 © MIPS Technologies Inc. 1994

# PIN CONFIGURATION

- 100-pin plastic QFP (fine pitch) (14 × 14 mm)
- μPD30100GC-40-7EA



#### PIN NAMES

BigEndian

ColdReset

Cold Reset

Cold Reset

Div2

ERdy

ERdy

External Ready

External Request

Evalid

External Valid

Fault : Fault

HizParity : Hi Impedance Parity

Int(4:0) : Interrupt Request

MasterClock : Master Clock

MasterOut : Master Clock Out

NC : No Connection

NMI : Non-maskable Interrupt Request

PMaster : Processor Master
PReq : Processor Request
PValid : Processor Valid


Reset : Reset

SysAD(31:0) : System Address/Data Bus
SysADC(3:0) : System Address/Data Check
SysCmd (4:0) : System Command/Data ID Bus

SysCmdP : System Command Parity

VDDP : VDD for PLL
GNDP : GND for PLL

# INTERNAL BLOCK DIAGRAM



# TABLE OF CONTENTS

1.	PIN	FUNCTIONS	6
2.	INTE	ERNAL BLOCK	8
3.	INTE	ERNAL ARCHITECTURE	
	3.1	Power Modes	10
	3.2	Pipeline	12
	3.3	CPU Register	13
		3.3.1 Overview of register file	13
	3.4	Overview of Instruction Set	14
	3.5	System Control Coprocessor (CP0)	16
		3.5.1 CP0 registers	16
	3.6	Data Format and Addressing	18
	3.7	Virtual Storage	19
		3.7.1 Virtual address space	19
		3.7.2 Address conversion	22
	3.8	Caches	24
	3.9	Exception Processing	25
4.		ERFACES	
	4.1	System Interface	28
		4.1.1 System interface requests	
		4.1.2 Control of data transfer rate	
		4.1.3 Clock interface	30
5.		ERNAL/EXTERNAL FUNCTION	
	5.1	Reset Functions	
		5.1.1 Cold reset	
		5.1.2 Software reset	
	5.2	Interrupt Functions	31
6.	INS	TRUCTION SET	
	•••	Instruction Format	
		List of CPU Instruction Set	
	6.3	Instruction Execution Times	38
7.	ELI	ECTRICAL CHARACTERISTICS	40
8.	PA	CKAGE DRAWING	48
ΑI	PPEN	IDIX DIFFERENCES BETWEEN VR4100 AND VR4300™	49



# 1. PIN FUNCTIONS

Pin Name	1/0	Function
SysAD (31:0)	I/O	System address/data bus.  32-bit bus for communication between processor and external agent.
SysADC (3:0)	1/0	System address/data check bus. 4-bit bus for checking SysAD bus.
SysCmd (4:0)	1/0	System command/data ID bus.  5-bit bus for communication of commands and data identifiers between processor and external agent.
SysCmdP	I/O	System command/data ID bus parity.  1-bit bus even number parity bit for SysCmd.
EValid	Input	External valid.  Signal indicating that external agent has transmitted valid address or data onto SysAD bus and valid command or data identifier onto SysCmd bus.
PValid	Output	Processor valid.  Signal indicating that processor has transmitted valid address or data onto SysAD bus and valid command or data identifier onto SysCmd bus.
EReq	Input	External request.  Signal used by external agent to request for issuance by system interface.
PReq	Output	Processor request.  Signal used by processor to request for issuance by system interface.
PMaster	Output	Processor master.  Signal indicating that processor controls system interface.
ERdy	Input	External ready.  Signal indicating that external agent can accept processor request.
Fault	Output	Fault. Signal indicating that a parity error has occurred in SysCmd bus.
Int (4:0)	Input	Interrupt.  General-purpose processor interrupt requests whose input statuses can be confirmed by bits 14 through 10 of cause register.
NMI	Input	Non-maskable interrupt. Interrupt request that cannot be masked.
ColdReset	Input	Cold reset. Signal that initializes internal status of processor.
Reset	Input	Reset. Signal that generates reset exception without initializing internal status of processor.
MasterClock	Input	Master clock.  Clock input signal to processor.
MasterOut	Output	Master clock output.  Output of master clock synchronized with master clock.
TClock	Output	Transmit clock. Transmit clock of system interface.

Pin Name	VO	Function
BigEndian	Input	Big Endian.  Switches endian mode of system interface.  Sampled at cold reset. Do not change the level of this pin after cold reset.
Div2	Input	Operation speed of system interface.  Switches the frequency divisor for the pipeline clock for the system interface frequency.  Fix the level of this pin on power application.
HizParity	Input	High impedance parity mode.  Determines whether the output of the parity pins (SysADC (3:0), SysCmdP) is set to high impedance and the external bus parity check is stopped.  Fix the level of this pin on power application.
VooP	-	PLL Vpb. Power supply for internal PLL.
GNDP	-	PLL GND. Ground for internal PLL.
Vpp	-	Positive power supply pin.
GND	<b>1</b> -	Ground pin.

7

#### 2. INTERNAL BLOCK

#### (1) Execution unit

Executes integer operation instructions. This unit is provided with the 64-bit register file and data path.

# (2) Coprocessor 0 (CP0)

This coprocessor is provided with the following:

- · Exception processing unit
- · Memory management unit

The memory management unit converts virtual addresses into physical addresses and checks memory access between different memory segments (kernel, supervisor, and user).

TLB (translation lookaside buffer) converts virtual addresses into physical addresses.

The Vn4100 supports five types of page size, 1K byte, 4K bytes, 16K bytes, 64K bytes and 256K bytes, with VSIZE (virtual address) = 40 and PSIZE = (physical address) = 32. TLB has 32 entries. Each entry is mapped to an even/odd page of a page frame number.

The exception processing unit is provided with system control coprocessor registers. For the data format of each register, refer to 3.5 System Control Coprocessor (CP0).

#### (3) Pipeline control

The pipeline is controlled and appropriate processing is executed in the following cases:

- · Occurrence of cache miss
- Multi-cycle instruction
- · Occurrence of system exception, etc.

#### (4) Instruction address

The execution address of the next instruction to be fetched is calculated.

For this purpose, the following units are provided:

- PC incrementer
- · Branch address adder
- · Conditional branch address selector

#### (5) Instruction cache

The instruction cache employs the following methods:

- Direct map
- · Virtual index address
- Physical tag cache

The capacity of the instruction cache is 2K bytes. Each cache line consists of 4-word data and its word parity, 22-bit tag and its parity bit, and a valid bit.

The instruction cache data interface is 32 bits wide.

#### (6) Data cache

The following methods are employed:

- Direct map
- Virtual index address
- Physical tag, write back cache

The capacity of the data cache is 1K byte.

Each cache line consists of 4-word data and its byte parity, 22-bit tag and its parity bit, valid bit, write back bit and its parity bit.

## (7) System interface

This interface enables the processor to access external resources to satisfy internal requests.

The system interface consists of a 32-bit multiplexed address/data bus, clock signal, interrupt, and control signal.

#### (8) Clock generator

Generates the following four clocks from the input clock (MasterClock):

PClock : Pipeline clock (internal)

· MasterOut : Clock output to external agent in synchronization with MasterClock

• SClock : System interface clock (internal). Two frequencies can be selected at cold reset

TClock : Output clock as reference for external agent. Same frequency as SClock

The clocks internally generated by the processor can be temporarily stopped by a power mode. The Va4100 uses a phase locked loop (PLL) to suppress skew between the input clock and internal clock.

# 3. INTERNAL ARCHITECTURE

#### 3.1 Power Modes

The VR4100 supports three types of power modes, in addition to Fullspeed mode, to reduce the power dissipation:

- · Fullspeed mode: Normal operation mode. All the clocks operate.
- Standby mode : The internal clocks except that related to the timer/interrupt are stopped.
- · Suspend mode : The internal clocks except that related to the timer/interrupt, and TClock are stopped.
- · Hibernate mode: All the clocks generated by the processor are stopped.

To change the mode from Fullspeed, a dedicated instruction is used. To change the mode from Standby or Suspend to Fullspeed, generate a hardware interrupt, timer interrupt, or NMI; or execute a software reset or cold reset. To change from Hibernate to Fullspeed, execute a cold reset.

The mode cannot be directly changed from the Standby, Suspend, and Hibernate modes to a mode other than Fullspeed. Be sure to change the mode from these three modes to Fullspeed, and then change from Fullspeed to the desired operation mode.

Figure 3-1 and Table 3-1 show how the modes are changed.

Figure 3-2 shows the clock status in the Suspend mode and the sequence of mode transition as an example of the power mode.




Figure 3-1. Power Mode Status Transitions

Table 3-1. Changing to Power Modes


No. in Figure 3-1	How Changed	Maximum Time				
(1)	STANDBY instruction	Time until SysAD bus idle + 4 master clock cycles				
(2)	Hardware interrupt, timer interrupt, NMI, software reset	4 master clock cycles				
	Cold reset	PLL lock timeNote + 16 master clock cycles				
(3)	SUSPEND instruction	Time until SysAD bus idle + 4 master clock cycles				
(4)	Hardware interrupt, timer interrupt, NMI, software reset	4 master clock cycles				
	Cold reset	PLL lock time <sup>Note</sup> + 16 master clock cycles				
(5)	HIBERNATE instruction	Time until SysAD bus idle + 4 master clock cycles				
(6)	Cold reset	PLL lock timeNote + 16 master clock cycles				

Note PLL lock time (where PClock is 33 MHz) is approximately 8 ms.

Table 3-2. Processor Status in Power Modes

Mode Item	PLL	MasterOut	Timer/interrupt	TClock	PClock
Fullspeed	ON	ON	ON	ON	ON
Standby	ON	ON	ON	ON	OFF
Suspend	ON	ON	ON	OFF	OFF
Hibernate	OFF	OFF	OFF	OFF	OFF

Figure 3-2. Timing in Suspend Mode (when the Div2 pin is set to low)



# 3.2 Pipeline


Each instruction is executed in the following five steps:

- (1) IF instruction cache fetch
- (2) RF register fetch
- (3) EX execution
- (4) DC data cache
- (5) WB write back

The Vn4100 is provided with a 5-stage pipeline. Although it takes five clocks to execute each instruction, paralleling is implemented at instruction level. PClock, which is the pipeline clock, operates at a frequency 4 times higher than that of the master clock input.

The following shows the pipeline outline.

Figure 3-3. Pipeline of Va4100 (5 stages)



# 3.3 CPU Register

# 3.3.1 Overview of register file

Figure 3-4 shows the CPU registers of the VR4100. The bit width of these registers is determined by the operation mode of the processor (in 32-bit mode: 32 bits, in 64-bit mode: 64 bits).

Of the thirty-two general-purpose registers of the VR4100, the following two registers have special meanings:

- Register r0: The contents of this register are always 0. To discard the result of an operation, this register
  can be coded as the target of the instruction. If the value 0 is needed, this register can be
  used as a source register.
- Register r31: This is a link register for the JAL and JALR instructions. Therefore, do not use this register with any other instructions.

The two multiplication/division registers (HI and LO) store the result of multiplication or sum-of-products operation, or quotient (LO) and remainder (HI) resulting from division.

However, because the Vn4100 does not support floating-point operation instructions, the thirty-two floating-point general-purpose registers (FGRs), which are provided in the Vn4200™ and Vn4400™, are not provided in the Vn4100.

Remark The load link bit (LL bit) used for the multi-processor system synchronization instructions (LL and SC) supported by the Va4200 and Va4400 is not provided in the Va4100 (refer to 3.4 (2) Deletion of multi-processor instructions).

Figure 3-4. CPU Registers

General-purpose registers			
63	0	Multiplication/division registers	
r0 = 0	63		0
rı		н	
12	63		0
•		LO	
	<u> </u>		
:	63	Program counter	0
129		PC	
r30			
r31 (link address)			

No program status word (PSW) is provided. The function of the program status word is substituted by the status register and cause register of the system control coprocessor (CP0).

13

#### 3.4 Overview of Instruction Set

The instruction set of the Va4100 conforms basically to the MIPS-I, -II, and -III instruction sets. However, it differs from the instructions set of the other processors in the Va series in the following four points:

# (1) Deletion of floating-point (FPU) instructions

Because the VR4100 does not have a floating-point unit, it does not support FPU instructions. If an FPU instruction is executed, therefore, a reserved instruction exception occurs. If it is necessary to use an FPU instruction, emulate it by software in an exception handler.

#### (2) Deletion of multi-processor instructions

The Vn4100 does not support the operating environment of a multi-processor system. If a synchronization support instruction (LL or SC instruction) defined by MIPS-II and -III ISA is executed, therefore, reserved instruction exception occurs. For the above reason, the Vn4100 is not provided with a load link bit (LL bit).

The Ve4100 executes all the load/store instructions in the sequence specified in the program. Therefore, the SYNC instruction is treated as a NOP instruction.

#### (3) Addition of sum-of-products instructions

The Va4100 has a dedicated sum-of-products core in the CPU and integer sum-of-products instructions to increase the speed of sum-of-products operations. These instructions are not correctly executed by the other processors in the Va series.

The operations of the sum-of-products instructions are given below.

# (a) MADD16 (Multiply and Add 16-bit Integer)

Multiplies the contents of general-purpose register rs by the contents of general-purpose register rt. Both the operands are treated as 16-bit signed integers. The bits 62 through 15 of both the operands must be sign-extended values.


The result of the multiplication is added to the 64-bit value of the special registers HI and LO.

The lower word of the 64-bit result is loaded to special register LO, and the higher word is loaded to special register HI.

An integer overflow exception does not occur.

Figure 3-5 shows the MADD16 instruction operation outline.

Figure 3-5. MADD16 Instruction Operation



# (b) DMADD16 (Doubleword Multiply and Add 16-bit Integer)

Multiplies the contents of general-purpose register rs by the contents of general-purpose register rt. Both the operands are treated as 16-bit signed integers. The bits 62 through 15 of both the operands must be sign-extended values.

The result of the multiplication is added to the value of the special register HI. The result of the addition is treated as a signed integer. The 64-bit result is loaded to the special register LO.

An integer overflow exception does not occur.

This operation is defined in the 64-bit mode and 32-bit kernel mode. If this instruction is executed in the 32-bit user or supervisor mode, a reserved instruction exception occurs.

# (4) Additional instructions for power modes

The V<sub>R</sub>4100 supports three power modes to reduce the power dissipation, and has dedicated instructions to set these modes.

Note that these dedicated instructions are not correctly executed by the other processors in the VR series. Here are the details of the operations for the power modes:

# (a) STANDBY (Standby)

Changes the mode of the processor from Fullspeed to Standby.

When execution of the instruction proceeds to the WB stage, the processor waits for the SysAD bus to enter the idle status, then fixes the internal clock to the high level and stops pipeline operation.

In the Standby mode, the PLL, clock related to the timer/interrupt, and system interface clocks (TClock and MasterOut) operate normally.

To change the mode from Standby to Fullspeed, either generate a hardware interrupt, timer interrupt or NMI, or execute a software reset or cold reset.

## (b) SUSPEND (Suspend)

Changes the mode of the processor from Fullspeed to Suspend.

When execution of the instruction proceeds to the WB stage, the processor waits for the SysAD bus to enter the idle status, then fixes the internal clock and TClock to the high level and stops the operation of the pipeline and the external bus interface.

In the Suspend mode, the PLL, clock related to the timer/interrupt, and MasterOut operate normally. To change the mode from Suspend to Fullspeed, either generate a hardware interrupt, timer interrupt or NMI, or execute a software reset or cold reset.

# (c) HIBERNATE (Hibernate)

Changes the mode of the processor from Fullspeed to Hibernate.

When execution of the instruction proceeds to the WB stage, the processor waits for the SysAD bus to enter the idle status, then fixes the all the clocks to the high level and stops pipeline operation.

To change the mode from Hibernate to Fullspeed, execute a cold reset.

# 3.5 System Control Coprocessor (CP0)

The CP0 supports memory management, address conversion, exception processing, and privileged operation. CP0 has the registers shown in Table 3-3 and a 32-entry TLB.


Although the basic configuration of the CP0 register of the Vn4100 is the same as that of the Vn4200 and Vn4400, the bit configuration and the settings differ because the number of entries of the TLB, page size, cache size, physical address space, and system interface differ. For details, refer to Vn4100 User's Manual.

#### 3.5.1 CP0 registers

\*

All the CP0 registers of the Va4100 that can be used are listed below. Writing or reading an unused register (RFU) is undefined. In the 32-bit mode, the higher 32 bits of the 64-bit registers are masked.

Figure 3-6. CP0 Registers and TLB



Remark "\*" denotes a register number.

Table 3-3. CP0 Registers

Number	Register	Description
0	Index	Programmable pointer to TLB array
1	Random	Random pointer to TLB array (read-only)
2	Entry Lo0	Second half of TLB entry for even VPN
.3	Entry Lo1	Second half of TLB entry for odd VPN
4	Context	Pointer to virtual PTE table of kernel in 32-bit mode
5	Page mask	Specifies page size
6	Wired	Number of wired TLB entries
7	-	RFU (Reserved for Future Use)
8	BadVAddr	Displays virtual address at which error last occurred
9	Count	Timer count
10	Entry Hi	First half of TLB entry (includes ASID)
11	Compare	Timer comparison value
12	Status	Sets operation status
13	Cause	Displays cause of last exception
14	EPC	Exception program counter
15	PRId	Processor revision ID
16	Config	Sets memory system mode
17	LLAddr	Displays address of LL instruction
18	Watch Lo	Lower bits of memory reference trap address
19	Watch Hi	Higher bits of memory reference trap address
20	X context	Pointer to virtual PTE table of kernel in 64-bit mode
21 to 25	_	RFU
26	Parity error	Parity bit of cache
27	Cache error	Cache error and status register
28	Tag Lo	Cache register, low
29	Tag Hi	Cache register, high (reserved register)
30	Error EPC	Error exception program counter
31	-	RFU

# **★** 3.6 Data Format and Addressing

The VR4100 uses the following four types of data formats.

Double word (64 bits) Word (32 bits) Half-word (16 bits) Byte (8 bits)

When the data format is double-word, word, or half-word, the alignment of bytes can be set to either big endian or little endian with the configuration register BE bit.

Figure 3-7. Byte Address in Word: Big Endian

	31	24 2	3 1	6 15 8	7	Word address
Higher address	12	2	13	14	15	12
<b>†</b>	8		9	10	11	8
	4		5	6	7	4
Lower address	0		1	2	3	o

Remarks 1. The most significant byte is at the lowest address.

2. The word is addressed at the highest address.

Figure 3-8. Byte Address in Word: Little Endian

	31	24	23	16	15	8	7	0 word address
Higher address	1	5	14		13		12	12
†	1	1	10		. 9		. 8	8
	7	,	6		5		4	4
Lower address	3	3	2		1		0	0

Remarks 1. The least significant byte is at the lowest address.

2. The word is addressed at the lowest address.

Figure 3-9. Byte Address in Double-Word: Big Endian

		Wo	ord		Half word			Byte	Daudelaand
	33			32	<sup>1</sup> 31	16	15 8	7 (	Double-word address
Higher address	16	17	18	19	20	21	22	23	16
	8	9	10	11	12	13	14	15	8
Lower	٥	1	2	3	4	5	6	7	0

- Remarks 1. The most significant byte is at the lowest address.
  - 2. The word is addressed at the highest address.

Figure 3-10. Byte Address in Double-Word: Little Endian

		Wo	ord		Half	word		Byte	Dauble word
liahan l	33			32	31	16	15 8	7 (	Double-word address
Higher address	23	22	21	20	19	18	17	16	16
	15	14	13	12	11	10	9	8	8
Lower address	7	6	5	4	3	2	1	0	0

- Remarks 1. The least significant byte is at the lowest address.
  - 2. The word is addressed at the lowest address.

# 3.7 Virtual Storage

The Va4100 has a virtual storage management mechanism using TLB.


Virtual addresses are used for address management by the software or address calculation of the pipeline. To access the memory or I/O such as to fetch the program or access data, physical addresses converted from virtual addresses by the TLB are used.

Some addresses of the virtual address space are not converted into physical addresses by the TLB. Conversion to physical addresses is carried out by only changing specific addresses. If only this space is used, the processor can be used in the same manner as a CPU that operates with physical addresses.

#### 3.7.1 Virtual address space


The V<sub>R</sub>4100 has two operation modes: 32-bit and 64-bit modes. It also has three operating modes: user, supervisor, and kernel. The figures below show the virtual address spaces in each operating mode.

Figure 3-11. User Mode Address Space



Note In the 32-bit mode, the value of bit 31 is sign-extended to bits 32 through 63. For details, refer to VR4100 User's Manual.

Figure 3-12. Supervisor Mode Address Space



Note In the 32-bit mode, the value of bit 31 is sign-extended to bits 32 through 63. For details, refer to VR4100 User's Manual.

Figure 3-13. Kernel Mode Address Space

32 bits Note 1 64 bits 0×FFFF FFFF 0×FFFF FFFF FFFF with 0.5G-byte ckseg3 TLB mapping 0×FFFF FFFF E000 0000 with 0.5G-byte kseg3 TLB mapping 0×FFFF FFFF DFFF FFFF with 0.5G-byte cksseg TLB mapping 0×E000 0000 0×FFFF FFFF C000 0000 0×FFFF FFFF BFFF FFFF 0×DFFF FFFF without 0.5G-byte TLB mapping, ckseg1 cache disabled with 0.5G-byte 0×FFFF FFFF A000 0000 ksseg TLB mapping 0×FFFF FFFF 9FFF FFFF without 0.5G-byte TLB mapping, cache enabled Note 2 ckseg0 0×C000 0000 0×FFFF FFFF 8000 0000 0×BFFF FFFF 0×FFFF FFFF 7FFF FFFF Address error without 0×C000 00FF 8000 0000 0.5G-byte kseg1 TLB mapping, 0×C000 00FF 7FFF FFFF cache disabled with TLB xkseg mapping 0×A000 0000 0×C000 0000 0000 0000 0×BFFF FFFF FFFF FFFF 0×9FFF FFFF without TLB mapping xkphys without (For details, refer to 0.5G-byte 0×8000 0000 0000 0000 Figure 3-14.) TLB mapping, kseg0 0×7FFF FFFF FFFF FFFF cache enabled Note 2 Address error 0×8000 0000 0×4000 0100 0000 0000 0×7FFF FFFF 0×4000 00FF FFFF FFFF with 1T-byte xksseg TLB mapping 0×4000 0000 0000 0000 0×3FFF FFFF FFFF FFFF with 2G-byte kuseg Address error TLB mapping 0×0000 0100 0000 0000 0×0000 00FF FFFF FFFF with 1T-byte xkuseg TLB mapping 0×0000 0000 0×0000 0000 0000 0000

Notes 1. In the 32-bit mode, the value of bit 31 is sign-extended to bits 32 through 63. For details, refer to Vn4100 User's Manual.

2. The config register KO area determines whether this is the cache area.

Figure 3-14. Details of xkphys Area

0xBFFF FFFF FFFF FFFF	Address error
0xB800 0001 0000 0000	Address end
0xB800 0000 FFFF FFFF	With 4G bytes
0,0000000000000000000000000000000000000	w/o TLB mapping
0xB800 0000 0000 0000	cache used
0xB7FF FFFF FFFF FFFF	Cache useo
OXB/FF FFFF FFFF FFFF	Address error
0xB000 0001 0000 0000	Address error
0xB000 0000 FFFF FFFF	With 4G bytes
OXBOOD GOOD FFFF FFFF	w/o TLB mapping
0x8000 0000 0000 0000	cache used
0xAFFF FFFF FFFF FFFF	Caune used
UXAFFF FFFF FFFF FFFF	A elelenana a
0 4.000 0.004 0.000 0.000	Address error
0xA800 0001 0000 0000	With 4C hides
0xA800 0000 FFFF FFFF	With 4G bytes
	w/o TLB mapping
0xA800 0000 0000 0000	cache used
0xA7FF FFFF FFFF FFFF	
	Address error
0xA000 0001 0000 0000	
0xA000 0000 FFFF FFFF	With 4G bytes
	w/o TLB mapping
0xA000 0000 0000 0000	cache used
0x9FFF FFFF FFFF FFFF	
	Address error
0x9800000100000000	
0x98000000 FFFF FFFF	With 4G bytes
	w/o TLB mapping
0x98000000000000000	cache used
0x97FF FFFF FFFF FFFF	
	Address error
0x90000001 0000 0000	
0x90000000 FFFF FFFF	With 4G bytes
	w/o TLB mapping
0x90000000000000000	cache disabled
0x8FFF FFFF FFFF FFFF	
	Address error
0x8800000100000000	
0x88000000 FFFF FFFF	With 4G bytes
	w/o TLB mapping
0x8800000000000000	cache used
0x87FF FFFF FFFF FFFF	7.510
	Address error
0x80000001 0000 0000	
	With 4G bytes
0x80000000 FFFF FFFF!	
0x80000000 FFFF FFFF	
0x80000000 FFFF FFFF	w/o TLB mapping cache used

# ★ 3.7.2 Address conversion

Conversion from virtual addresses to physical addresses is performed per page by the built-in TLB (Translation Lookaside Buffer). The TLB, which is based on a full-associative configuration, has 64 entries on the virtual address side and 32 entries on the physical address side. The page size can be varied between 4 KB and 16 MB.

In case no TLB entry is hit, a TLB mismatch exception occurs in 32-bit mode; and an XTLB mismatch exception in 64-bit mode. Use software to reshuffle the TLB contents.

The address conversion is shown below diagramatically.

 $y + B \quad y + 1y$ x+1 x x-10 ASID VPN offset Virtual address <1> A virtual address page number (VPN) <1> is compared with VPN in TLB. If the two VPNs coincide, a page frame number (PFN) indicating the higher bits of a physical address is output to the selector. If the lowest bit of VPN is 0, an even page is selected; if the bit is 1, an odd page is selected. The selected page is output to the higher bits of the physical address. 0 <4> The offset is output to the lower bits of the physical TLB bit not via TLB. Selector x = 10, 12, 14, 16, 18➂ y = 31 (in 32-bit mode) **<4>** 63 (in 64-bit mode) **Physical** address

Figure 3-15. Overview of Address Conversion

Reading and writing of TLB entries is performed by loading/storing between the TLB entry specified by the index register or the random register, and the entry Hi, entry Lo1, entry Lo0, and page mask registers.




Figure 3-16. Overview of TLB Operation

#### ★ 3.8 Caches

# (1) Instruction cache

The features of the instruction cache are listed below.

· Built-in cache memory

· Capacity: 2K bytes


· Direct mapping

· Virtual index address

· Physical tag check

· 4-word (16-byte) cache line

Figure 3-17. Instruction Cache Format



PTag : Physical tag (bits 31-12 of physical address)

V : Valid bit
Data : Cache data

P : Even parity for physical tag and V bit

DataP: Even parity for data (parity of 1 bit per 4-byte data)

## (2) Data cache

The features of the data cache are listed below.

· Built-in cache memory

· Capacity: 1K bytes

Write back


Direct mapping

· Virtual index address

Physical tag check

· 4-word (16-byte) cache line

Figure 3-18. Format of Data Cache



W': Even parity for write back bit

W: Write back bit

P : Even parity for physical tag and V bit

V : Valid bit

PTag: Physical tag (bits 31 through 10 of physical address)
DataP: Even parity for data (parity of 1 bit per 1-byte data)

Data: Cache data

#### 3.9 Exception Processing

If an exception occurs, the Va4100 enters the kernel mode with interrupts disabled, and executes an exception handler from a fixed exception vector address. When execution returns from the exception handler, it is necessary to restore the original information on the program counter, operating mode, and enabling of interrupts. Therefore, save this information when an exception occurs.

When an exception occurs, the EPC register holds the address of the instruction that has generated the exception. If the exception occurs in the delay branch slot, the EPC register holds the address of the instruction immediately before the instruction that has generated the exception. In other words, the EPC register stores an address from which execution is to be started after exception processing has been completed. The VR4100 also has the following modes related to exception processing. At reset, the restart address is retained when the NMI is generated.



Table 3-4. Types of Exceptions

Exception	Abbreviation	Description
Cold reset	_	Occurs if ColdReset and Reset signals are simultaneously asserted active.  Aborts instruction execution and executes a handler on the reset vector.  The internal status is undefined, except some bits of the status register.
Soft reset	<b>-</b>	Occurs if Reset signal is asserted active.  Aborts instruction execution and executes a handler on the reset vector. The internal status before soft reset is retained.
NMI	-	Non-maskable interrupt request by the external agent.
TLB unmatch	TLBL/TLBS	Occurs if the operating mode is the 32-bit mode and the number of TLB entries matching the referenced address runs short.
Expansion addressing TLB unmatch	TLBL/TLBS	Occurs if the operating mode is 64-bit mode and the number of TLB entries matching the referenced address runs short.
TLB invalid	TLBL/TLBS	Occurs if the TLB entry matching the referenced virtual address is invalid. (V bit = 0)
TLB change	Mod	Occurs if a TLB entry that coincides with virtual address to be accessed is valid but write is disabled (D bit = 0) when the store instruction is executed
Bus error	IBE/DBE	Occurs if an external agent indicates a data error on the SysCmd bus by an external interrupt to the bus interface (bus timeout, bus parity error, or invalid physical memory address or access type)
Address error	AdEL/AdES	Occurs if an attempt is made to execute the LH, SH/LW/SW, LD, or SD instruction to the half word/word/double word not at the half word/word/double word boundary, or to reference a virtual address that cannot be accessed.
integer overflow	Ov	Occurs if 2's complement overflow occurs as a result of addition or subtraction.
Trap	Tr	Occurs if the condition is true at trap instruction execution.
System call	Sys	Occurs when the SYSCALL instruction is executed.
Breakpoint	Вр	Occurs when the BREAK instruction is executed.
Reserved instruction	RI	Occurs when an instruction whose op code (bits 31-26) is undefined, or the SPECIAL instruction whose op code (bits 5-0) is undefined is executed.
Coprocessor unusable	СрИ	Occurs if the coprocessor instruction is executed when the corresponding coprocessor use enable bit is not set.
Interrupt	Int	Occurs when one of the eight interrupt sources becomes active.
Cache error	-	Occurs when a parity error is detected on the internal cache or system interface.
Watch	WATCH	Occurs when an attempt is made to reference the physical address in the watch Lo/Hi register with the load/store instruction.

Exception vectors and those offset values in the 64-bit mode and 32-bit mode are listed below.

Table 3-5. Base Address of Exception Vector in 64-Bit Mode

	Vector Base Address	Vector Offset	
Cold reset, soft reset, NMI	0xFFFF FFFF BFC0 0000 (BEV bit is automatically set to 1.)	0x0000	
Cache error	0xFFFF FFFF A000 0000 (BEV = 0) 0xFFFF FFFF BFC0 0200 (BEV = 1)	Ox0100	
TLB unmatch, EXL = 0	0xFFFF FFFF 8000 0000 (BEV = 0)	0x0000	
XTLB unmatch, EXL = 0	0xFFFF FFFF BFC0 0200 (BEV ≈ 1)	0x0080	
Others		0x0180	

Table 3-6. Base Address of Exception Vector in 32-Bit Mode

	Vector Base Address	Vector Offset		
Cold reset, soft reset, NMI	0xBFC0 0000 (BEV bit is automatically set to 1.)	0x0000		
Cache error	0xA000 0000 (BEV = 0) 0xBFC0 0200 (BEV = 1)	0x0100		
TLB unmatch, EXL = 0	0x8000 0000 (BEV = 0	0x0000		
XTLB unmatch, EXL = 0	0xBFC0 0200 (BEV = 1)	0x0080		
Others		0x0180		

27

#### 4. INTERFACES

# 4.1 System Interface

There are the following four system interface buses.

• SysAD (31:0): Bus for address and data transfer.

• SysADC (3:0): Even parity bus for SysAD bus.

• SysCmd (4:0): Bus for command and data identifier transfer.

• SysCmdP : Even parity bit for SysCmd bus

The SysAD and SysCmd buses are bidirectional and driven by the processor or an external agent. Depending on the direction, they are placed in either of the following two statuses.

· Master status: The bus is driven by the processor, because a processor request is issued.

· Slave status : The bus is driven by an external agent, because an external request is issued.

The processor's input/output timings are as follows:

· The processor output starts to change at the rising edge of SClock.

· The processor input is latched at the trailing edge of SClock.

Depending on the information included in the SysAD bus, two cycles occur as follows.

· Address cycle: The SysAD bus contains a valid address.

Data cycle : The SysAD bus contains valid data.

The interface control signals are briefly described below.

• EValid : Activate this signal when an external agent is in the master status and the SysAD and SysCmd buses are valid.

• PValid : This signal is activated when the processor is in the master status and the SysAD and SysCmd buses are valid.

• EReq : Activate this signal when an external agent requests the right to use the interface.

PReq : This signal is activated when the processor requests the right to use the interface.

• PMaster: This signal is activated when the processor is placed in the master status.

• ERdy : Activate this signal when an external agent becomes capable of accepting the processor request.


#### 4.1.1 System interface requests

The following requests are supported by the system interface.

Request	Outline	Data Unit
Processor read request	Read request to main memory or I/O	1 to 4 bytes (single);
Processor write request	Write request to main memory or I/O	2/4 words (block)
External write request	Interrupt request from the system bus	1 word

As an example of the system interface request protocol, Figure 4-1. shows the timing between a processor block read request and the response.

Figure 4-1. Processor Block Read Request and the Following Read Response



#### 4.1.2 Control of data transfer rate

The system interface of the Va4100 can transfer word data in one cycle.


The external agent can transfer data to the processor at any transfer rate. The rate at which data is transferred from the processor to the external agent is set by the EP field of the config register. The VR4100 has four write data transfer rates: "D", "DX", "DXX", and "DXXX". The processor holds the data output during the period "D" immediately before, during the period of "X", and continues output.

The pattern of the data transfer rate is expressed by a combination of symbols "D" and "X", where "D" indicates the data transfer cycle, and "X" indicates an unused cycle. This transfer pattern indicates an appropriate data transfer rate by a data cycle and unused cycle.

Example DXX: Transfers 1-word data every 3 cycles

Figure 4-2 shows the timing of the processor block write request when the transfer pattern is DXX.

Figure 4-2. Processor Block Write Request When Transfer Pattern Is DXX



#### 4.1.3 Clock interface

The internal clock of the Va4100 is controlled by an internal phase lock loop (PLL) circuit. This PLL circuit synchronizes the internal clock of the Va4100 with the MasterClock (input clock) signal.

Stopping the output of the clock can be controlled in the power mode. For details, refer to 3.1 POWER MODES.

The clock signals used in the Vn4100 are described below.

#### ★ (1) MasterClock (Input)

All internal clocks and external clocks are generated based on the MasterClock.

## (2) PClock (Internal)

PClock is the basis of the pipeline operation. The frequency of PClock is 4 times higher than that of the Master Clock.

# (3) SClock (Internal)

SClock is the basis of the operation of the system interface. However, this clock does not output to the external agent.

SClock is generated by dividing PClock. The division ratio to generate the SClock from the PClock is set by the Div2 pin at cold reset.

Div2	PClock : SClock (Frequency Ratio)
0	2:1
1	1:1

# (4) TClock (Output)


TClock is the clock on which the operation of external agents is based.

TClock is generated at the same frequency as that of SClock, and is synchronized with SClock.

# (5) MasterOut (Output)

MasterOut is generated at the same frequency as MasterClock and is synchronized with MasterClock. This clock is used for the external logic that controls resets or interrupts.

Figure 4-3. Clock Interface



# 5. INTERNAL/EXTERNAL FUNCTION

#### 5.1 Reset Functions

The VR4100 has two reset signals: cold reset (ColdReset) and soft reset (Reset). Setting of the necessary mode is controlled directly by pins and the config register.

#### 5.1.1 Cold reset

This reset operation initializes all the information of the CPU.

The following registers are set to the values shown at cold reset.

- · TS and SR bits of status register ... 0
- · ERL and BEV bits of status register ... 1
- · Random register ... upper-limit value
- · Wired register ... 0

Cold reset is executed when the ColdReset and Reset signals are made active.

#### 5.1.2 Software reset

This reset operation can be executed when the Reset signal is asserted active. This reset does not perform initialization, and the status before reset is retained as much as possible. However, if a multi-cycle instruction is aborted by this reset, the result is undefined.

# 5.2 Interrupt Functions

There are two major categories of interrupt requests as follows:

- · Maskable interrupt requests
- Non-maskable interrupt (NMI) requests

# (1) Maskable interrupt requests

These interrupts undergo mask control. The mask processing is performed by the status register. (Each interrupt can be handled individually, or interrupts can be handled as a group.)

There is no priority among interrupts.

# (a) Hardware interrupt request (5 causes)

Accepted by activating an external write request or Int (4:0) signal.

## (b) Software interrupt request (2 causes)

Accepted by setting the cause register IPO and IP1 bits.

# (c) Timer interrupt request (1 cause)

If the value of the count register becomes equal to that of the compare register, the cause register IP7 bit is set and the interrupt is accepted.

# (2) NMI request (1 cause)

This interrupt request does not undergo mask control. The interrupt can be accepted by activating the external write request or  $\overline{\text{NMI}}$  signal.

Caution The NMI request is not accepted while the pipeline is stopped. Therefore, it cannot be used to return from a report of hang-up of the external bus.

# 6. INSTRUCTION SET


The Va4100's instructions consist of 1 word (32 bits) located on a word boundary. The instruction format has three types as shown in Figure 7-1. Decoding of instructions is simplified by having only three format types. Complicated and infrequently used operations and addressing modes are realized by compilers.

# 6.1 Instruction Format


VR4100's instruction formats are as shown below.

Figure 6-1. CPU Instruction Formats

# I-type (Immediate format)



# J-type (Jump format)



# R-type (Register format)

,	31 26	25 21	20 16	15 11	10 6	5 n
	ор	rs	rt	rd	sa	funct

ор	6-bit instruction code
rs	5-bit source register specifier
rt	5-bit target (source/destination) register, or branch condition
immediate	16-bit immediate value, branch displacement, or address displacement
target	26-bit unconditional branch target address
rd	5-bit destination register specifier
sa	5-bit shift quantity
funct	6-bit function field

# 6.2 List of CPU Instruction Set

The Vn4100's CPU instructions are classified into three categories: the instruction set (ISA: Instruction Set Architecture) common to all VR series processors, the instruction set (extended ISA) executed on the Vn4000 series, and the system control coprocessor instruction set. The instruction set is listed below.

Table 6-1. CPU Instruction Set: ISA (1/3)

Instructions		Description				Format	
Load/store instruction		ор	base	rt		offset	
LB	Load Byte					LB	rt, offset (base)
LBU ·	Load Byte Unsigned		LBU	rt, offset (base)			
ин .	Load Halfword					LH	rt, offset (base)
LHU	Load Halfword Unsigned					LHU	rt, offset (base)
LW	Load Word					LW	rt, offset (base)
LWL	Load Word Left					LWL	rt, offset (base)
LWR	Load Word Right					LWR	rt, offset (base)
SB	Store Byte					SB	rt, offset (base)
SH	Store Halfword					SH	rt, offset (base)
sw	Store Word					sw	rt, offset (base)
SWL	Store Word Left					SWL	rt, offset (base)
SWR	Store Word Right					SWR	rt, offset (base)
ALU immediate instruct	ion	ор	rs	rt		offset	
ADDI	Add Immediate					ADDI	rt, rs, immediate
ADDIU	Add Immediate Unsigned					ADDIU	rt, rs, immediate
SLTI	Set On Less Than Immediate	<b>e</b>				SLTI	rt, rs, immediate
SLTIU	Set On Less Than Immediate	e Unsigned	j			SLTIU	rt, rs, immediate
ANDI	And Immediate					ANDI	rt, rs, immediate
ORI	Or Immediate					ORI	rt, rs, immediate
XORI	Exclusive Or Immediate					XORI	rt, rs, immediate
LUI	Load Upper Immediate					LUI	rt, immediate
3-operand type instructi	on	op	rs	rt	rd	sa	funct
ADD	Add				,	ADD	rd, rs, rt
ADDU	Add Unsigned					ADDU	rd, rs, rt
SUB	Subtract					SUB	rd, rs, rt
SUBU	Subtract Unsigned					SUBU	rd, rs, rt
SLT	Set On Less Than					SLT	rd, rs, rt
SLTU	Set On Less Than Unsigned					SLTU	rd, rs, rt
AND	And .					AND	rd, rs, rt
OR	Or					OR	rd, rs, rt
XOR	Exclusive Or					XOR	rd, rs, rt
NOR	Nor					NOR	rd, rs, rt
Shift instruction		ор	rs	rt	rđ	sa	funct
SLL	Shift Left Logical					SLL	rd, rt, sa
SRL	Shift Right Logical					SRL	rd, rt, sa
SRA	Shift Right Arithmetic					SRA	rd, rt, sa
SLLV	Shift Left Logical Variable					SLLV	rd, rt, rs
SRLV	Shift Right Logical Variable					SRLV	rd, rt, rs
SRAV	Shift Right Arithmetic Variable	e				SRAV	rd, rt, rs

Table 6-1. CPU Instruction Set: ISA (2/3)

Instructions	Instructions De						Format	
Multiplication/division in	struction	ор	rs	rt	rd	sa	funct	
MULT	Multiply					MULT	rs, rt	
MULTU	Multiply Unsigned					MULTU	rs, rt	
DIV	Divide					DIV	rs, rt	
DIVU	Divide Unsigned					DIVU	rs, rt	
MFHI	Move From HI					MFHI	rd	
MFLO	Move From LO					MFLO	rd	
MTHI	Move To HI					MTHI	rs	
MTLO	Move To LO					MTLO	rs	
Jump instruction (1)		ОР			target			
J	Jump					J	target	
JAL	Jump And Link					JAL	target	
Jump instruction (2)		ор	rs	rt	rd	sa	funct	
JR	Jump Register					JR	rs	
JALR	Jump And Link Register					JALR	rs, rd	
Branch instruction (1)		ОР	rs	rt		offset		
BEQ	Branch On Equal					BEQ	rs, rt, offset	
BNE	Branch On Not Equal					BNE	rs, rt, offset	
BLEZ	Branch On Less Than Or Ed	qual To Zer	0		•	BLEZ	rs, offset	
BGTZ	Branch On Greater Than Ze			-20		BGTZ	rs, offset	
Branch instruction (2)		REGIMM	rs	sub		offset		
BLTZ	Branch On Less Than Zero					BLTZ	rs, offset	
BGEZ	Branch On Greater Than Or	Equal to Z	ero			BGEZ	rs, offset	
BLTZAL	Branch On Less Than Zero	And Link				BLTZAL	rs, offset	
BGEZAL	Branch On Greater Than Or	Equal To 2	Zero And L	ink		BGEZA	L rs, offset	
Special instruction		SPECIAL	rs	rt	rd	sa	funct	
SYNC	Synchronize					SYNC		
SYSCALL	System Call					SYSCALL		
BREAK	Breakpoint					BREAK		
Coprocessor instruction	1 (1)	ор	base	rt		offset		
LWCz	Load Word To Coprocessor	Z				LWCz	rt, offset (base)	
SWCz	Store Word From Coproces			γ		SWCz	rt, offset (base)	
Coprocessor instruction	1 (2)	COPz	sub	rt	rd	1	0	
MTCz	Move To Coprocessor z					MTCz	rt, rd	
MFCz	Move From Coprocessor z					MFCz	rt, rd	
CTCz	Move Control To Coprocess	sor z				CTCz	rt, rd	
CFCz	Move Control From Coproce	essor z				CFCz	rt, rd	

Table 6-1. CPU Instruction Set: ISA (3/3)

Instructions		Description Format					
Coprocessor instru	ction (3)	COPz	co		cofun		
COPz	Coprocessor z Op	peration				COPz	cofun
Coprocessor instru	ction (4)	COPz	BC	br		offset	
BCzT	Branch On Copro	cessor z True				BCzT	offset
BCzF	Branch On Copro	cessor z False				BC <sub>2</sub> F	offset

Table 6-2. CPU Instruction Set: Expansion ISA (1/2)

Instructions	Description					For	mat
Load/store instruction		ор	base	rt		offset	
LD	Load Doubleword					LD rt, c	ffset (base)
LDL	Load Doubleword Left					LDL rt, c	ffset (base)
LDR	Load Doubleword Right					LDR rt, o	ffset (base)
LWU	Load Word Unsigned					LWU rt, o	ffset (base)
SD ·	Store Doubleword					SD rt, o	ffset (base)
SDL	Store Doubleword Left					SDL rt, o	ffset (base)
SDR	Store Doubleword Right					SDR rt, o	ffset (base)
ALU immediate instruct	tion	ор	rs	rt		immediate	
DADDI	Doubleword Add Immediate					DADDI rt, rs	s, immediate
DADDIU Doubleword Add Immediate Unsigne						DADDIU rt, rs	s, immediate
3-operand type instruction		ор	rs	rt	rd	sa funct	
DADD	Doubleword Add		•			DADD rd, r	rs, rt
DADDU	Doubleword Add Unsigned					DADDU rd, r	rs, rt
DSUB	Doubleword Subtract	•				DSUB rd, r	s, rt
DSUBU	Doubleword Subtract Unsign	ned				DSUBU rd, r	s, rt
Shift instruction		ор	rs	rt	rd	sa funct	
DSLL	Doubleword Shift Left Logic	aj				DSLL rd, r	t, sa
DSRL	Doubleword Shift Right Logi	cal				DSRL rd, r	t, sa
DSRA	Doubleword Shift Right Arith	nmetic				DSRA rd, r	t, sa
DSLLV	Doubleword Shift Left Logic	al Variable				DSLLV rd, r	t, rs
DSRLV	Doubleword Shift Right Logical Variable				DSRLV rd, r	t, rs	
DSRAV	Doubleword Shift Right Arithmetic Variable					DSRAV rd, r	t, rs
DSLL32	Doubleword Shift Left Logical +32					DSLL32 rd, r	t, sa
DSRL32	Doubleword Shift Right Logiscal +32					DSRL32 rd, r	t, sa
DSRA32	Doubleword Shift Right Arith	nmetic +32				DSRA32 rd, r	t, sa

Table 6-2. CPU Instruction Set: Expansion ISA (2/2)

Instructions	Description				Format		
Multiplication/division instruction (1)		ор	rs	rt	rd	sa	funct
DMULT	Doubleword Multiply			•		DMULT	rs, rt
DMULTU	Doubleword Multiply Unsign	ed				DMULT	U rs, rt
DDIV	Doubleword Divide					DDIV	rs, rt
DDIVU	Doubleword Divide Unsigne	d				DDIVU	rs, rt
Multiplication/division in	struction (2)	ор	rs	rt	rd	sa	funct
MADD16	Multiply and Add 16-bit Inte	ger			···········	MADD1	6 rs, rt
DMADD16	Doubleword Multiply and Ad	d 16-bit Inte	eger			DMADE	o16 rs, rt
Branch instruction (1)		ор	rs	rt		offset	
BEQL	Branch On Equal Likely					BEQL	rs, rt, offset
BNEL	Branch On Not Equal Likely	•				BNEL	rs, rt, offset
BLEZL	Branch On Less Than Or Ed	qual To Zer	o Likely			BLEZL	rs, offset
BGTZL	Branch On Greatrer Than Z	ero Likely				BGTZL	rs, offset
Branch instruction (2)		REGIMM	rs	sub		offset	
BLTZL	Branch On Less Than Zero	Likely				BLTZL	rs, offset
BGEZL	Branch On Greater Than O	r Equal To 2	Zero Like	ly		BGEZL	rs, offset
BLTZALL	Branch On Less Than Zero	And Link Li	kely			BLTZAL	rs, offset
BGEZALL	Branch On Greater Than O	r Equal To 2	Zero And	Link Likely	,	BGEZA	LL rs, offset
Exception instruction		SPECIAL	rs	rt	rd	sa	funct
TGE	Trap If Greater Than Or Eq	uai				TGE	rs, rt
TGEU	Trap If Greater Than Or Eq	ual Unsigne	d			TGEU	rs, rt
TLT	Trap If Less Than					TLT	rs, rt
TLTU	Trap If Less Than Unsigned	t				TLTU	rs, rt
TEQ	Trap If Equal					TEQ	rs, rt
TNE	Trap If Not Equal					TNE	rs, rt
Exception immediate in	estruction	REGIMM	rs	sub		immediat	е
TGEI	Trap If Greater Than Or Eq	ual Immedia	ate			TGEI	rs, immediate
TGEIU	Trap If Greater Than Or Eq	ual Immedia	ate Unsig	ned		TGEIU	rs, immediate
TLTI	Trap If Less Than Immedia	te				TLTI	rs, immediate
TLTIU	Trap If Less Than Immedia	te Unsign <b>e</b> c	i			TLTIU	rs, immediate
TEQI	Trap If Equal Immediate					TEQI	rs, immediate
TNEI	Trap If Not Equal Immediat	e				TNEI	rs, immediate

37

Table 6-3. System Control Coprocessor (CP0) Instruction

Instructions	Description				Format			
System control coprocessor instruction (1)			sub	rt	rd	0		
MFC0	Move From Coprocessor 0					MFC0 rt, rd		
MTCO	Move To Coprocessor 0					MTC0 rt, rd		
DMFC0	Doubleword Move From Co	processor (	)			DMFC0 rt, rd		
DMTC0	Doubleword Move To Copro	ocessor 0				DMTC0 rt, rd		
System control coproce	essor instruction (2)	COP0	œ		fu	nct		
TLBR	Read Indexed TLB Entry					TLBR		
TLBWI	Write Indexed TLB Entry	Write Indexed TLB Entry						
TLBWR	Write Random TLB Entry					TLBWR		
TLBP	Probe TLB For Matching Er	ntry				TLBP		
ERET	Exception Return					ERET .		
System control coproce	essor instruction (3)	COP0	8		nct			
STANDBY	Standby		-			STANDBY		
SUSPEND	Suspend	Suspend				SUSPEND		
HIBERNATE	Hibernate					HIBERNATE		
System control coproce	essor instruction (4)	CACHE	base	sub		offset		
CACHE	Cache Operation					CACHE sub, offset (base)		

### **6.3 Instruction Execution Times**

The Vn4100 in principle executes one instruction in one cycle. Some instructions, however, requires two or more cycles to execute.

- (1) Data loaded by the load instruction cannot be used in the delay slot. If an instruction that uses the loaded data is located in the delay slot, the pipeline is stalled.
- If a store instruction is executed followed by a load instruction or MFC0, the pipeline is stalled for the duration of the delay slot.

If the condition of a branch instruction is satisfied or if a jump instruction is executed, the instruction at the destination address is executed after the delay slot.

Table 6-4. Number of Delay Slot Cycles

Instruction Category	Required Number of Cycles (PCycle)
Load	1
Store	1
Jump	1
Branch	1

(2) To execute an integer multiplication, division, or sum-of-products instruction, the number of cycles shown in the table below is necessary.

These instructions can be executed in parallel with instructions other than those that access the HI/LO register which stores execution results, and multiplication, division, and sum-of-products instructions.

Table 6-5. Number of Execution Cycles for Integer Multiplication and Division Instructions

Instruction Category	Required Number of Cycles (PCycle)
MULT	1
MULTU	1
DIV	35
DIVU	35
DMULT	4
DMULTU	4
DDIV	67
DDIVU	67
MADD16	1
DMADD16	1

### 7. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (TA = 25 °C)

Parameter	Symbol	Condition	Rating	Unit	
Supply voltage	Vao		-0.5 to +4.0	V	
Input voltage	. Vı	V <sub>DD</sub> ≥ 3.7 V	-0.5 to +4.0		
		Vop < 3.7 V	-0.5 to Vpp + 0.3	٧	
Operating ambient temperature	TA	·	-10 to +70	°C	
Storage temperature	Tsq		-65 to +150	°C	

Cautions 1. Do not short circuit two or more outputs at the same time.

2. The quality of the product may be degraded if the absolute maximum rating of even one of the above parameters is exceeded, even momentarily. Absolute maximum ratings, therefore, specify the values which if exceeded may physically damage the product. Use the product never exceeding these ratings.

The specifications and conditions shown in the following DC Characteristics and AC Characteristics are the range within which the product can normally operate and the quality can be guaranteed.

## DC Characteristics (T<sub>A</sub> = -10 to +70 °C, V<sub>DD</sub> = 2.2 to 3.6 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level output voltage	Vон	loн = -2 mA	0.8 Vpb			٧
		loн = -20 μA	Vpp-0.1			
Low-level output voltage	Vol	lou = 2 mA			0.4	V
		loι = 20 μA			0.1	
High-level output voltageNote 1	Vонс	lон = −2 mA	0.8 Vpo			.V
		Iон = −20 <i>μ</i> A	Vpp-0.1			
Low-level output voltageNote 1	Vouc	lot = 2 mA			0.4	٧
	-	loL = 20 μA			0.1	
High-level input voltageNote 2	ViH	Voo < 2.7 V	0.7 Vpb		Voo + 0.3	٧
		Vpo ≥ 2.7 V	2.0		Vpo + 0.3	3
Low-level input voltageNote 2	VıL	Voo < 2.7 V	-0.3		0.3 Voo	٧
		V <sub>DD</sub> ≥ 2.7 V	-0.3		8.0	
High-level input voltage Note 3	Vюн		0.8 Vpp		Voo + 0.3	٧
Low-level input voltageNote 3	V <sub>K</sub> L		-0.3		0.2 Vpc	٧
Supply currentNote 4	loo	in Fullspeed mode		1.5fNote 5	2.71	mA
		in Standby mode			0.3f	
		in Suspend mode			0.1f	
		in Hibernate mode			50Note 5	μA
High-level input leakage current	Шн	VDD = 3.6 V, VI = 3.6 V			5	μА
Low-level input leakage current	lu	Voo = 3.6 V, Vi = 0 V			<b>-</b> 5	μΑ
High-level output leakage current	Ісон	Vpo = 3.6 V, Vo = 3.6 V			5	μА
Low-level output leakage current	lLOL	Vpo = 3.6 V, Vo = 0 V			-5	μΑ

Notes 1. Applied to the TClock pin and MasterOut pin.

- 2. Applied to the pins other than the MasterOut pin.
- 3. Applied to the MasterClock pin only.
- 4. The value when all output pins are open
- 5. Target value

Remark f: PClock frequency (MHz). For example, f = 40 at 40 MHz operation

41

### ★ Capacitance (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz		10	pF
Input/Output capacitance	Сю	Pins other than tested pin: 0 V		10	pF

### $\star$ AC Characteristics (T<sub>A</sub> = -10 to +70 °C, V<sub>DD</sub> = 2.2 to 3.6 V)

All the output timing is tested by the load capacity 40 pF.

### (1) When 2.2 ≤ Vpp < 2.7 V

### Master clock and clock parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Master clock high-level width	tккн		115		ns
Master clock low-level width	ticku		115		ns
Master clock frequency Note			1.5	4	MHz
Master clock cycle	tcvĸ		250	666	ns
Clock jitter	Limer			±0.5	ns
Master clock rise time	tice			10	ns
Master clock fall time	tice			10	ns

Note The operation of the Vn4100 is guaranteed only when the PLL is enable.

The frequency of the master clock is 0 MHz when the PLL is in the self-running mode.

To set the processor in the self-running mode, fix the master clock to the high or low level.

Remark The output of MasterOut is 500 kHz (TYP.) in the self-running mode.

### System Interface Parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data output delay timeNote 1	t∞		3	20	ns
Data setup delay time Note 1	tos		5		ns
Data hold delay timeNote 1	toн		1 Note 2		ns
MasterOut rise time	tMOR			7	ns
MasterOut fall time	twor			7	ns
MasterOut high-level width	tмон		118		ns
MasterOut low-level width	tMOL		118		ns
TClock rise time	trca			5	ns
TClock fall time	tros			5	ns
TClock high-level width	tтон	_	26		ns
TClock low-level width	tтсь		26		ns

Notes 1. Applied to all system interface pins

2. Target value

## (2) When $2.7 \le V_{DD} \le 3.6 \text{ V}$

## Master clock and clock parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Master clock high-level width	tккн	2.7 ≤ Voo < 3.0	56		ns
		3.0 ≤ V∞ ≤ 3.6	45		
Master clock low-level width	ticks	2.7 ≤ V∞ < 3.0	56		ns
		3.0 ≤ V <sub>DO</sub> ≤ 3.6	45		
Master clock frequency Note		2.7 ≤ V∞ < 3.0	1.5	8.25	MHz
		3.0 ≤ V∞ ≤ 3.6	1.5	10	
Master clock cycle	tovk	2.7 ≤ Voo < 3.0	121	666	ns
		3.0 ≤ VDD ≤ 3.6	100	666	
Clock jitter	Limer			±0.5	ns
Master clock rise time	tkr			5	ns
Master clock fall time	tice		.	5	ns

Note The operation of the VR4100 is guaranteed only when the PLL is enable.

The frequency of the master clock is 0 MHz when the PLL is in the self-running mode.

To set the processor in the self-running mode, fix the master clock to the high or low level.

Remark The output of MasterOut is 500 kHz (TYP.) in the self-running mode.

### System Interface Parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data output delay time Note 1	too		3	15	ns
Data setup delay time <sup>Note 1</sup>	tos		5		ns
Data hold delay timeNote 1	tон		1 Note 2		ns
MasterOut rise time	tmon			6	ns
MasterOut fall time	tmor			6	ns
MasterOut high-level width	tмон	2.7 ≤ V∞ < 3.0	55	· · · · · · · · · · · · · · · · · · ·	ns
		3.0 ≤ V <sub>200</sub> ≤ 3.6	44		
MasterOut low-level width	<b>t</b> MOL	2.7 ≤ Voo < 3.0	<b>5</b> 5		ns
		3.0 ≤ V <sub>DO</sub> ≤ 3.6	44		
TClock rise time	trca			3	ns
TClock fall time	tros			3	ns
TClock high-level width	tтсн	2.7 ≤ Voo < 3.0	12		ns
·		3.0 ≤ V <sub>DO</sub> ≤ 3.6	9		1
TClock low-level width	troL	2.7 ≤ V <sub>00</sub> < 3.0	12		ns
		3.0 ≤ V∞ ≤ 3.6	9		1


Notes 1. Applied to all system interface pins

2. Target value


### **Load Coefficient**

D	Symbol	Sumbal	Ra	l lait	
Parameter		Condition	MIN.	MAX.	Unit
Load coefficient	CLD			5	ns/20 pF


## AC Test Input Points (except MasterClock)




## AC Test Input Points (MasterClock)



### **AC Test Output Points**





### Test Load




## **Timing Chart**


## **Clock timing**








## Clock jitter




\*


### System interface edge timing



### Interrupt/reset edge timing




## Relation between clock and system bus (when the Div2 pin is set to low)



Remark For the details or too, tos, and ton, refer to System interface edge timing.

\*


### **Cold reset timing**



Note Fix the status of the Div2 and HizParity pins on power application.

Remark For the datails on tos, refer to Interrupt/reset edge timing.


### Soft reset timing




Remark For the datails on tos, refer to Interrupt/reset edge timing.

### \* 8. PACKAGE DRAWING

## 100 PIN PLASTIC QFP (FINE PITCH) (□14)



detail of lead end



### NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	16.0±0.2	0.630±0.008
В	14.0±0.2	0.551 <sup>+0.009</sup> -0.008
С	14.0±0.2	0.551±0.009 0.008
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
н	0.22 <u>+</u> 0.05 0.04	0.009±0.002
1	0.10	0.004
j	0.5 (T.P.)	0.020 (T.P.)
к	1.0±0.2	0.039+0.009
L	0.5±0.2	0.020+0.008
М	0.17 +0.03	0.007+0.001
N	0.10	0.004
Р	1.45	0.057
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

P100GC-50-7EA-2

### APPENDIX DIFFERENCES BETWEEN VR4100 AND VR4300™

Ve4100 Ve4300 Item Instruction Multi-processor synchronization None Supported set (LL, LLD, SC, SCD) instructions Sum-of-products (MADD16, Supported None **DMADD16**) Instructions Standby mode transition None Supported instruction Floating-point instruction None Supported PRId register Imp = 0x0Cimp = 0x0BTLB Page size 1 K, 4 K, 16 K, 64 K, 256 K 4 K, 16 K, 64 K, 256 K, 1 M, 4 M, 16 M Cache Size Instruction: 2K bytes Instruction: 16K bytes Data: 1K bytes Data: 8K bytes Line size Instruction: 4 words Instruction: 8 words Data: 4 words Data: 4 words instruction: 1 bit per 1 word **Parity** None Data: 1 bit per 1 byte EReq, PReq, PMaster, ERdy EReq, PReq, PMaster, EOK System bus Handshake signal interface Write data transfer rate D, Dxx D, Dx, Dxx, Dxxx Address generation during Subblock in word units for both Instruction: Sequential block read instruction and data Data: Subblock in 2-word units Address generation during Subblock in word units for both Sequential for both instruction and data block write instruction and data Non-cache high-speed write Supported (set by AD bit of config Supported Address ready timing 2S cycles before issuance cycle From 1S cycle before issuance cycle to issuance cycle (EOK active) (ERdy active) Re-execution of processor Supported request Status after last data write Ends access Retains last data when transfer rate Parity check 1 bit per 1 byte None Fault pin SysCmd bus parity miss None indication Clock Multiplication rate of input to 1.5, 2, 3 interface internal Division rate of internal to bus 1, 2 1.5, 2, 3 TClock, MasterOut **TClock** Clock output SyncOut-SyncIn bus None Supported Manipulation at cold reset Both ColdReset and Reset pins are ColdReset pin is asserted (Reset pin asserted is don't care) JTAG interface None Supported Standby mode 3 types None 2.2 to 3.6 V 3.0 to 3.6 V Supply voltage

## NOTES FOR CMOS DEVICES -

## 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## 2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

## **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

## **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tei: 0211-65 03 02 Fax: 0211-65 03 490

### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

### NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

## **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

## NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

### NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

## **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130

Tel: 253-8311 Fax: 250-3583

### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

#### **NEC do Brasil S.A.**

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

Note that this document is not designated as 'preliminary', while some of the related documents are preliminary versions.

VR4000, VR4100, VR4200, VR4300, VR4400, and VR Series are trademarks of NEC Corporation.

This product employs technology which is restricted by the export control regulations of the United States of America. Permission of the United States government might be required in case of exporting this product or products in which this product is installed.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5

