

RAIL TO RAIL FET INPUT OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The ALD 1704 is a CMOS monolithic operational amplifier with FET input that has rail to rail input and output voltage ranges. The input voltage range and output voltage range are very close to the positive and negative power supply voltages. Typically the input voltage can be at the positive power supply voltage ($V_{\rm DD}$) or the negative power supply voltage ($V_{\rm SD}$). The output voltage swings to within 60 mV of either positive or negative power supply voltages at rated load.

This device is designed as an alternative to the popular J FET input operational amplifiers in applications where lower operating voltages, such as 9 V battery or ± 3.25 V to ± 6 V power supplies are being used. It offers high slew rate of $5V/\mu s$ at low operating power of 30 mW. Since the ALD 1704 is designed and manufactured with Advanced Linear Devices' standard enhanced ACMOS silicon gate CMOS process, it also offers low unit cost and exceptional reliability.

The rail to rail input and output feature of the ALD 1704 allows a lower operating supply voltage for a given signal voltage range and allows numerous analog serial stages to be implemented without losing operating voltage margin. The output stage is designed to drive up to 10 mA into 400 pF capacitive and 1.5 K Ω resistive loads. Short circuit protection to either ground or the power supply rails is at approximately 15 mA clamp current. Due to complementary output stage design, the output can both source and sink 10 mA into a load with symmetrical drive and is ideally suited for applications where push-pull voltage drive is desired.

The offset voltage is trimmed on-chip to eliminate the need for external nulling in many applications. For precision applications, the output is designed to settle to 0.1% in 2 µs. For large signal buffer applications, the operational amplifier can function as an ultra-high input impedance voltage follower /buffer that allows input (and output) voltage swings from positive to negative supply voltages. This feature is intended to greatly simplify systems design and permit elimination of higher voltage power supplies in many applications.


ORDERING INFORMATION

Operating Temperature Range										
	-55°C to +125°C	0°C to +70°C	0°C to +70°C							
+25°C	8-Pin	8-Pin	8-Pin							
V _{OS} Max	CERDIP	Small Outline	Plastic Dip							
(mV)	Package	Package (SOIC)	Package							
0.9	ALD 1704A DA		ALD 1704A PA							
2.0	ALD 1704B DA		ALD 1704B PA							
4.5	ALD 1704 DA	ALD 1704SA	ALD 1704 PA							
10.0			ALD 1704G PA							
10.0			ALD 1704 Z (Dice)							

Advanced Linear Devices, Inc. cannot assume liability for use of circuits described and reserves the right to change any circuitry and specifications without notice at any time. No circuit patent licenses are implied. Liability of circuits it manufactures is immediate as covered under its standard product warranty policy. No life support applications are surhorized, 0 1967.

1030 West Maude Avenue, Bldg. 501, Sunnyvale, CA 94086-2810 (408) 720-8737 Telex: 5101006588

PIN CONFIGURATION



FEATURES

- 5.0 V/µs slew rate
 - Rail to rail input and output voltage ranges
- High capacitive load capability up to 400 pF
- No frequency compensation required unity gain stable
 Extremely low input bias currents 1.0 pA
- typical (20 pA max.)
 Ideal for high source impedance
- Ideal for high source impedance applications
- High voltage gain typically 150 V/mV
- Output short circuit protected
- · Unity gain bandwidth of 2.1 MHz

APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- · Signal conditioning circuits
- · Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver
- Capacitive sensor amplifier
- Piezoelectric transducer amplifier

ABSOLUTE MAXIMUM RATINGS

Overhand M	12V
Supply voltage, VDD	+0.3V
Power dissipation60	70 mW
Operating temperature range 1704XPA/1704XSA0°C to	+70°C
Operating temperature range 1704XDA	-125°C
CEOC to	-150°C
Storage temperature range	+300°C


DC AND OPERATING ELECTRICAL CHARACTERISTICS $\rm T_A=25^{\circ}C\ V_S=\pm5.0V$ unless otherwise specified


			1704/	V		1704B 1704						1704G		ı	Test
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Supply Voltage	V _s V _{DD}	±3.25		±6.0 12.0	±3.25 6.5		±6.0 12.0	±3.25 6.5		±6.0 12.0	±3.25 6.5		±6.0 12.0	V V	Dual Supply Single Supply
Input Offset Voltage	Vos	9.5		0.9			2.0 2.8			4.5 5.3			10.0 11.0	mV mV	R _S ≤100KΩ 0°C≤T _A ≤+70°C
input Offset Current	los		1.0	15 240		1.0	15 240		1.0	15 240		1.0	25 240	pA pA	T _A =25°C 0°C≤T _A ≤+70°C
Input Bias Current	l _B		1.0	20 300		1.0	20 300		1.0	20 300		1.0	30 300	pA pA	T _A =25°C 0°C≤T _A ≤+70°C
Input Voltage Range	VIR	-5.0		+5.0	-5.0		+5.0	-5.0		+5.0		±5.0		v	
Input Resistance	AIN		10 ¹²			1012			10 ¹²			10 ¹²		Ω	
Input Offset Voltage Drift	TCVOS		5			5			5			7		μV/°C	R _S ≤100KΩ
Power Supply Rejection	PSRR	70	80		65	80		65	80		60	80		dB	R _S ≤100KΩ
Ratio	01400	70	83		65	83		65	83	ļ	60	83		dB	0°C≤T _A ≤+70°C R _S ≤100KΩ
Common Mode Rejection Ratio	CMRR	/0	8		"	- 00									0°C≤T _A ≤+70°C
Large Signal Voltage Gain	Av	50	150 150		50 40	150 150		50 40	150 150		32 20	150 150		V/mV V/mV V/mV	R _L =10KΩ No Load 0°C≤T _A ≤+70°C
Output	V _O low	40	-4.96	-4.90	1	-4.96	-4.90	- 12	4.96	-4.90		-4.96	-4.90	V	R _L =10KΩ
Voltage Range	V _O high	4.90	4.95		4.90	4.95		4.90	4.95		4.90	4.95			0°C≤T _A ≤+70°C
Output Short Circuit Current	lsc		15			15			15			15		mA	
Supply Current	ls		3.0	4.5		3.0	4.5		3.0	4.5		3.0	5.0	mA	V _{IN =} 0V No Load
Power Dissipation	PD		30	45		30	45		30	45		30	50	mW	V _s = ±5.0 No Load
Input Capacitance	CIN		1			1			1			1		рF	
Bandwidth	Bw		2.1			2.1			2.1			2.1	<u> </u>	MHz	
Slew Rate	SR		5.0			5.0			5.0			5.0		V/μS	A _{V=+1} R _L =2.0KΩ
Rise time	t _r		0.1			0.1			0.1			0.1		μS	R _L =2.0KΩ
Overshoot Factor			15			15			15			15		%	R _L =2.0KΩ C _L =100pF


Design & Operating Notes:


- 1. The ALD 1704 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. The ALD 1704 is internally compensated for unity gain stability using a novel scheme that produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD 1704 will typically drive 400 pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD 1704 has shown itself to be more resistant to parasitic oscillations.
- 2. The ALD 1704 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5 V above the negative supply voltage. Since offset voltage trimming on the 1704 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2 (10V operation), where the common mode voltage does not make excursions below this switching point. The user should however, be aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision to allow for input offset voltage variations.
- 3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than 10¹² Ω would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
- 4. The output stage consists of symmetrical class AB complementary output drivers, capable of driving a low resistance load with up to 10 mA source current and 10 mA sink current. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
- 5. The ALD 1704 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.

TYPICAL PERFORMANCE CHARACTERISTICS













TYPICAL PERFORMANCE CHARACTERISTICS








FREQUENCY (Hz)














DC AND OPERATING ELECTRICAL CHARACTERISTICS (cont'd) T_A = 25°C V_S = ± 5.0 V unless otherwise specificied


		1704A			1704B			1704			1704G				Test
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Maximum Load Capacitance	CL		400			400			400			400		рF	
Input Noise Voltage	en		100			100			100			100		nV/√Hz	f=1 KHz
Input Current Noise	in		.001			.001			.001			.001		pA∕√Hz	f=10 Hz
Settling Time	t _s		5.0 2.0			5.0 2.0			5.0 2.0			5.0 2.0		μs μs	0.01% 0.1% A _V =-1 R _L =5KΩ C _L =50 pF

$V_S = \pm 5.0 V - 55^{\circ} C \le T_A \le +125^{\circ} C$ unless otherwise specified


Parameter		1704A DA				1704B DA			1704 DA		Test	
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Input Offset Voltage	vos			2.0			4.0			7.0	m∨	R _S ≤100KΩ
Input Offset Current	los			8.0			8.0			8.0	nA	
Input Bias Current	ŀВ			10.0			10.0			10.0	nA	
Power Supply Rejection Ratio	PSRR	60	75		60	75		60	75		dB	R _S ≤100KΩ
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	R _S ≤100KΩ
Large Signal Voltage Gain	Av	30	125		30	125		30	125		V/mV	R _L =10KΩ
Output Voltage Range	V _O low V _O high	4.8	-4.9 4.9	-4.8	4.8	-4.9 4.9	-4.8	4.8	-4.9 4.9	-4.8	V	R _L ≃10KΩ

TYPICAL APPLICATIONS


RAIL TO RAIL VOLTAGE FOLLOWER/BUFFER




LOW OFFSET SUMMING AMPLIFIER



WIEN BRIDGE OSCILLATOR (RAIL TO RAIL) SINE WAVE GENERATOR



LOW PASS FILTER (RFI FILTER)



Cutoff frequency = $\pi R_1 C_1 = 3.2 \text{ KHz}$ Frequency roll-off 20 dB/decade Gain = 10

RAIL TO RAIL VOLTAGE COMPARATOR







PHOTO DETECTOR CURRENT TO **VOLTAGE CONVERTER**



PRECISION CHARGE INTEGRATOR



BANDPASS NETWORK



High Frequency _ Cutoff $fH = 2\pi R_2 C_2 = 32 \text{ KHz}$

 $R_2 = 10K$ $C_2 = 500 \, pF$

5003 Y_X