

#### **DATA SHEET**

## M 67130/M 67140

# 1 K x 8 CMOS DUAL PORT RAM

#### **FEATURES**

- FAST ACCESS TIME 35 NS TO 55 NS
- 30 NS PRELIMINARY FOR COMMERCIAL ONLY
- 67130L/67140L LOW POWER 67130V/67140V VERY LOW POWER
- EXPANDABLE DATA BUS TO 16 BITS OR MORE USING MASTER/SLAVE DEVICES WHEN USING MORE THAN ONE DEVICE.
- ON CHIP ARBITRATION LOGIC
- BUSY OUTPUT FLAG ON MASTER

- BUSY INPUT FLAG ON SLAVE
- INT FLAG FOR PORT TO PORT COMMUNICATION
- FULLY ASYNCHRONOUS OPERATION FROM EITHER PORT
- BATTERY BACKUP OPERATION: 2 V DATA RETENTION
- TTL COMPATIBLE
- SINGLE 5V ± 10 % POWER SUPPLY (1)

3.3 V versions are also available. Please consult sales.

#### INTRODUCTION

The M 67130/67140 are very low power CMOS dual port static RAMs organized as 1024 x 8. They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or more width systems. The MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by  $\overline{\text{CS}}$  permits the onchip circuitry of each port in order to enter a very low stand by power mode.


Using an array of eight transistors (8T) memory cell and fabricated with the state of the art 1.0  $\mu$ m lithography named SCMOS, the M67130/140 combine an extremely low standby supply current (typ = 1.0  $\mu$ A) with a fast access time at 35 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5  $\mu$ W.

For military/space applications that demand superior levels of performance and reliability the M 67130/140 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.


The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein: nor for any possible infringements of patents or other rights of third parties which may result from its use.

#### **INTERFACE**

#### **PIN CONFIGURATION**



#### **BLOCK DIAGRAM**





#### PIN NAMES

LEFT PORT	RIGHT PORT	NAMES
CSL	<u>CS</u> R	Chip select
R/W <sub>L</sub>	R/W̄ <sub>R</sub>	Write Enable
ŌĒL	ŌĒR	Output Enable
AoL - 9L	Aor-9R	Address
I/O <sub>0L - 7L</sub>	I/O <sub>0R - 7R</sub>	Data Input/Output
BUSYL	BUSYR	Busy Flag
₹NTL	INT <sub>R</sub>	Interrupt Flag
[ V	CC	Power
G	iND	Ground

#### FUNCTIONAL DESCRIPTION

The M 67130/M67140 has two ports with separate control, address and I/O pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by CS. CS controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected (CS high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control (OE). In read mode, the port's OE turns the Output drivers on when set LOW. Non-conflicting READ/WRITE conditions are illustrated in table 1.

#### INTERRUPT LOGIC

The interrupt flag (INT) allows communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INT<sub>L</sub>) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Similarly, the right port interrupt flag (INT<sub>R</sub>) is set when the left port writes to memory location 3FF (hex), and the right port must read memory location 3FF in order to clear the interrupt flag (INT<sub>R</sub>). The 8 bit message at 3FE or 3FF is user-defined. If the interrupt function is not used, address locations 3FE and 3FF are not reserved for mail boxes but become part of the RAM. See table 3 for the interrupt function.

#### ARBITRATION LOGIC

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns and determine which port has access. In all cases, an active BUSY flag will be set for the inhibited port.

The \$\overline{BUSY}\$ flags are required when both ports attempt to access the same location simultaneously. Should this conflict arise, on-chip arbitration logic will determine which port has access and set the \$\overline{BUSY}\$ flag for the inhibited port. \$\overline{BUSY}\$ is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which \$\overline{BUSY}\$ is set LOW. The inhibited port will be given access when \$\overline{BUSY}\$ goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CS}$  on-chip control logic arbitrates between  $\overline{CS}_L$  and  $\overline{CS}_R$  for access; or (2) if the  $\overline{CS}_S$  are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to table 2). The inhibited port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation in both arbitration modes.

#### DATA BUS WIDTH EXPANSION

#### MASTER/SLAVE DESCRIPTION

Expanding the data bus width to 16 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chip has a hardware arbitrator, and the addresses for each chip arrive at the same time one chip may activate its L BUSY signal while another activates its R BUSY signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developed a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has BUSY inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems.

When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until the BUSY input has been settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. On the opposite, the write pulse must extend a hold time beyond BUSY to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's BUSY signal.



#### **TRUTH TABLE**

(4). Table 1: Non contention read/write control

LE	FT OR I	RIGHT F	PORT <sup>(1)</sup>	FUNCTION
R/W	<u>cs</u>	ŌĒ	D0-7	FONCTION
Х	Н	Х	Z	Port Disabled and in Power Down Mode. ICCSB or ICCSB1
L	L	Х	DATAIN	Data on Port Written into memory <sup>(2)</sup>
Н	L	L	DATA <sub>OUT</sub>	Data in Memory Output on Port <sup>(3)</sup>
Н	L	Н	Z	High Impedance Outputs

Notes: 1. A<sub>OL</sub> - A<sub>SL</sub> ≠ A<sub>OR</sub> - A<sub>SR</sub>.
2. If BUSY = L, data is not written.
3. If BUSY = L, data may not be valid, see t<sub>WDD</sub> and t<sub>DDD</sub> timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE.

Table 2: Arbitration. (6)

LEFT	PORT	RIGH	T PORŤ	FLAG	GS (5)	FUNCTION
<u>CS</u> ∟	A0L - A9L	<b>CS</b> <sub>R</sub>	A <sub>0L</sub> - A <sub>9R</sub>	BUSY	BUSYR	FUNCTION
Н	Х	Н	X	Н	Н	No Contention
L	Any	Н	х	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
L	≠ A <sub>0R</sub> - A <sub>9R</sub>	L	≠ A <sub>0</sub> L - A <sub>9</sub> L	Н	Н	No Contention
ADDRESS A	ARBITRATION	WITH CE LO	W BEFORE AL	DRESS MAT	ГСН	-4
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
<b>CS ARBITR</b>	ATION WITH A	DDRESS MA	ATCH BEFORE	CS	1.	
LL5R	= A <sub>0R</sub> - A <sub>9R</sub>	LL5R	= A <sub>0</sub> L - A <sub>9</sub> L	Н	L	L-Port Wins
RL5L	= A <sub>0R</sub> A <sub>9R</sub>	RL5L	= A <sub>0L</sub> - A <sub>9</sub> L	L	Н	R-Port Wins
LW5R	= A <sub>0R</sub> - A <sub>9</sub> R	LW5R	= A <sub>OL</sub> A <sub>9L</sub>	Н	L	Arbitration Resolved
LW5R	= A <sub>0R</sub> A <sub>9R</sub>	LW5R	= AoL - AgL	L	Н	Arbitration Resolved

Notes: 5. INT Flags Don't Care.

6. X = DON'T CARE, L = LOW, H = HIGH.

LV5R = Left Address Valid ≥ 5 ns before right address. RV5L = Right Address Valid ≥ 5 ns before left address.

Same = Left and Right Addresses match within 5 ns of each other.

LL5R = Left CS = LOW ≥ 5 ns before Right CS. RL5L = Right CS = LOW ≥ 5 ns before left CS.

LW5R = Left and Right CS = LOW within 5 ns of each other.

Table 3 : Interrupt Flag<sup>(7, 10)</sup>

	L	EFT PO	RT			R	FUNCTION			
R/W <sub>L</sub>	CSL	OE,	Aol-Agl	ĪNTL	R/W <sub>R</sub>	CSR	0E <sub>R</sub>	Aor-Agr	ĪNTR	FONCTION
L	L	X	3FF	Х	х	X	Х	Х	L <sup>(8)</sup>	Set Right INT <sub>R</sub> Flag
Х	Х	Χ	Х	Х	Х	L	L	3FF	H <sup>(9)</sup>	Reset Right INT <sub>R</sub> Flag
Х	Х	Χ	X	L <sup>(9)</sup>	L	L	X	3FE	Х	Set Left INTL Flag
Х	L	L	3FE	H <sup>(8)</sup>	Х	Х	Х	Х	Х	Reset Left INT <sub>L</sub> Flag

**Notes:** 7. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = H$ . 8. If BUSY<sub>L</sub> = L, then NC.

9. If BUSYR = L, then NC.

10. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.



#### **ELECTRICAL CHARACTERISTICS**

#### ABSOLUTE MAXIMUM RATINGS

Supply voltage (VCC-GND):

- 0.3 V to 7.0 V

Input or output voltage applied:

(GND - 0.3 V) to (VCC + 0.3 V)

Storage temperature:

- 65 °C to + 150 °C

#### \* Notice

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extented periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	<b>OPERATING TEMPERATURE</b>
Military	V <sub>CC</sub> = 5 V ± 10 %	- 55 °C to + 125 °C
Automotive	V <sub>CC</sub> = 5 V ± 10 %	- 40 °C to + 125 °C
Industrial	V <sub>CC</sub> = 5 V ± 10 %	- 40 °C to + 85 °C
Commercial	V <sub>CC</sub> = 5 V ± 10 %	0 °C to + 70 °C

#### **DC PARAMETERS**

			67130/140-30	67130/ 140-35			130/ 1-45	67130/ 140-55			
PARAMETER	DESCRIPTION	VERSION	Preliminary COM	СОМ	IND MIL AUTO	COM	IND MIL AUTO	СОМ	IND MIL AUTO		VALUE
IccsB (11)	Standby supply current	V	5	5	5	5	5	5	5	mA	Max
ICCSB (11)	(Both ports TTL level inputs)	L	40	40	50	40	50	40	50	mA	Max
l	Standby supply current	٧	100	100	200	100	200	100	200	μА	Max
ICCSB1 (12)	(Both ports CMOS level inputs)	L	1 000	1000	2 000	1 000	2 000	1 000	2 000	μА	Max
loogs (is	Operating supply current	V	160	145	180	135	150	130	140	mA	Max
ICCOP (13)	(Both ports active)	L	175	155	200	150	170	140	170	mA	Max
locon 4 440	Operating supply current	٧	100	85	100	75	85	70	75	mA	Max
ICCOP 1 (14)	(One port active – One port standby)	L	105	95	110	85	90	80	80	mΑ	Max

Notes: 11.  $\overline{CS}_L = \overline{CS}_R \ge 2.2 \text{ V}.$ 

12.  $\overline{CS}_L = \overline{CS}_R \ge VCC - 0.2 \text{ V}.$ 

13. Both ports active - Maximum frequency - Outputs open - OE = VIH.

14. One port active (f = fMAX) - Output open - One port stand-by TTL or CMOS Level inputs - CS<sub>L</sub> = CS<sub>R</sub> ≥ 2.2 V.

PARAMETER	DESCRIPTION	67130-30/35/45/55 67140-30/35/45/55	UNIT	VALUE
II/O <sub>(15)</sub>	Input/Output leakage current	+/ 10	μА	Max
VIL <sub>(16)</sub>	Input low voltage	0.8	V	Max
VIH <sub>(16)</sub>	Input high voltage	2.2	٧	Min
VOL(17)	Output low voltage (I/O <sub>0</sub> -I/O <sub>7</sub> )	0.4	٧	Max
VOL	Open drain output low voltage (BUSY, INT) IoL = 16 mA	0.5	٧	Max
VOH <sub>(17)</sub>	Output high voltage	2.4	٧	Min
C IN <sub>(21)</sub>	Input capacitance	5	pF	Max
C OUT(21)	Output capacitance	7	pF	Max

**Notes**: 15.  $V_{CC} = 5.5 \text{ V}$ ,  $Vin = Gnd to <math>V_{CC}$ ,  $\overline{CS} = VIH$ ,  $Vout = 0 to <math>V_{CC}$ .

16. VIH max = Vcc + 0.3 V, VIL min - 0.3 V or - 1 V pulse width 50 ns.

17. Voc min, IOL = 4 mA, IOH = -4 mA.




#### **DATA-RETENTION MODE**

MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

1 - Chip select (CS) must be held high during data retention; within Vcc to VCCDR.

- 2  $\overline{CS}$  must be kept between Vcc 0.2 V and 70 % of Vcc during the power up and power down transitions.
- 3 The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (4.5 volts).

#### TIMING



PARAMETER	TEST CONDITIONS (18)	М	UNIT	
		сом	MIL IND AUTO	
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	5	20	μА
ICC <sub>DR2</sub>	@ VCC <sub>DR</sub> = 3 V	10	30	μА

**Notes:** 18.  $\overline{CS}$  = V<sub>CC</sub>, Vin = Gnd to V<sub>CC</sub>. 19. t<sub>RC</sub> = Read cycle time.

#### **AC TEST CONDITIONS**

Input Pulse Levels : GND to 3.0 V

Input Rise/Fall Times: 5 ns

Input Timing Reference Levels: 1.5 V




Figure 1 : Output Load.

Output Reference Levels : 1.5 V

Output Load : see figures 1, 2




Figure 2 : Output Load. (For thz, tLz, twz, and tow)

#### **AC PARAMETERS**

READ CYCLE		PARAMETER	M 67130-30 (*) M 67130-35 ( M 67140-30 (*) M 67140-35 (				130-45 140-45	M 67	UNIT		
SYMBOL (23)	SYMBOL (24)		MIN. PRELII	MAX. MINARY	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAVR	tac	Read cycle time	30	_	35	_	45	-	55	_	ns
TAVQV	taa	Address access time	-	30	-	35	_	45	_	55	ns
TELQV	tacs	Chip Select access time (22)	-	30	_	35	_	45	_	55	ns
TGLQV	t <sub>AOE</sub>	Output enable access time	-	15	T -	25	_	30	_	35	ns
TAVQX	tон	Output hold from address change	0	_	0	_	0	-	0	-	ns
TELQZ	tız	Output low Z time (20, 21)	0	-	5	-	5	_	5	-	ns
TEHQZ	tHZ	Output high Z time (20, 21)	-	12	-	15	_	20	_	30	ns
TPU	tpu	Chip Select to power up time (21)	0	_	0		0	-	0	_	ns
TPD	t <sub>PD</sub>	Chip disable to power down time (21)	_	50	_	50	_	50	-	50	ns

Notes: 20. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).

21. This parameter is guaranteed but not tested.
22. To access RAM CS = VIL.


23. STD symbol.

24. ALT symbol.


(\*). Commercial only, not available in DIP.

(\*\*) DIP package available for commercial only.

#### TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (25, 26, 28)



#### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (25, 27, 29)



Notes: 25. R/W is high for read cycles.

26. Device is continuously enabled, CS = VIL.

27. Addresses valid prior to or coincident with CS transition low.

■ 5868456 0003097 5T5 📟

28. OE = VIL.

29. To access RAM, CS = VIL.



#### **AC PARAMETERS**

WRITE	CYCLE	PARAMETER				0-35 (**) 0-35 (**)		130-45 140-45			UNIT
SYMBOL (34)	SYMBOL (35)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
			PRELI	MINARY							
TAVAVW	twc	Write cycle time	30	-	35	_	45	_	55		ns
TELWH	tsw	Chip select to end of write (32)	25	_	30		35	-	40	-	ns
TAVWH	taw	Address valid to end of write	25	- '	30		35	_	40	-	ns
TAVWL	tas	Address Set-up Time	0	_	0		0	_	0	_	ns
TWLWH	twe	Write Pulse Width	25	-	30	-	35	_	40		ns
TWHAX	twn	Write Recovery Time	0	_	0	_	0	_	0		ns
TDVWH	tow	Data Valid to end of write	15	_	20	-	20	-	20		ns
TGHQZ	tı-ız	Output high Z time (30, 31)	-	12	_	15	-	20	-	30	ns
TWHDX	tрн	Data hold time (33)	0	_	0	_	0	_	0	_	ns
TWLQZ	twz	Write enable to output in high Z (30, 31)	_	12	-	15	_	20	_	30	ns
TWHQX	tow	Output active from end of write (30, 31, 33)	0	_	0	_	0	_	0	_	ns

Notes: 30. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).

31. This parameter is guaranteed but not tested.
32. To access RAM CS = VIL.

This condition must be valid for entire tsw time.

33. The specification for too entire tsw time.

33. The specification for too must be met by the device supplying write data to the RAM under all operating conditions. Although too and tow values vary over voltage and temperature, the actual too will always be smaller than the actual tow.


34. STD symbol.

35. ALT symbol.


(\*). Commercial only. Not available in DIP (\*\*). DIP package available for commercial only.



#### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING (36, 37, 38, 42)



#### TIMING WAVEFORM OF WRITE CYCLE NO. 2, CS CONTROLLED TIMING (36, 37, 38, 40)



Notes: 36. R/W must be high during all address transitions.

**■** 5868456 0003099 378 **■** 

- 37. A write occurs during the overlap (Isw or Iwe) of a low CS and a low R/W.

  38. Iwe is measured from the earlier of CS or R/W going high to the end of write cycle.
- 39. During this period, the I/O pins are in the output state, and input signals must not be applied.

  40. If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 41. Transition is measured ± 500 mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100 % tested.
- 42. If OE is low during a RW controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.
- 43. To access RAM, CS = VIL.





#### **AC PARAMETERS**

SYMBOL	PARAMETER		30-30 (*) 40-30 (*)		130-35 140-35		130-45 140-45	M 67130-55 M 67140-55		UNIT
D1101/ T111	NIO (F NI 07400 I.)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
BUSY IIM	ING (For M 67130 only)	PRELI	MINARY							
t <sub>BAA</sub>	BUSY Access time to address	-	30	_	35	-	35	_	45	ns
t <sub>BDA</sub>	BUSY Disable time to address	-	25	_	30	_	35	-	40	ns
tBAC	BUSY Access time to Chip Select	-	25	-	30	_	30	-	35	ns
tenc	BUSY Disable time to Chip Select	_	25	-	25	-	25		30	ns
twoo	Write Pulse to data delay (44)	-	55	-	60	-	70	_	80	ns
tooo	Write data valid to read data delay (44)	-	33	_	35	-	45	_	55	ns
taps	Arbitration priority set-up time (45)	5	-	5	-	5		5	-	ns
t <sub>BDD</sub>	BUSY disable to valid data	-	Note 46	_	Note 46	-	Note 46	-	Note 46	ns
BUSY TIM	ING (For M 67140 only)									ns
twB	Write to BUSY input (47)	0		0	-	0	_	0	-	ns
twn	Write hold after BUSY (48)	20	- 1	20	_	20	-	20	_	ns
twoo	Write pulse to data delay (49)	-	55	_	60	· -	70	_	80	ns
toop	Write data valid to read data delay (49)	-	30	_	35	_	45	_	55	ns

Notes: 44. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For M 67130 only)".

45. To ensure that the earlier of the two ports wins.

t<sub>QDD</sub> is a calculated parameter and is the greater of 0, t<sub>WDD</sub> – t<sub>WP</sub> (actual) or t<sub>DDD</sub> – t<sub>DW</sub> (actual).
 To ensure that the write cycle is inhibited during contention.


48. To ensure that a write cycle is completed after contention.

49. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port to port delay (For M 67140 only)".


(\*). Commercial only. Not available in DIP.

(\*\*). DIP package available for commercial only.





#### TIMING WAVEFORM OF READ WITH BUSY (50, 51, 52) (FOR M 67130)




Notes: 50. To ensure that the earlier of the two port wins.

51. Write cycle parameters should be adhered to, to ensure proper writing.

52. Device is continuously enabled for both ports.

53. OE at L for the reading port.

#### TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT (54, 55, 56) (FOR M 67140 ONLY)




**Notes**: 54. Assume  $\overline{BUSY} = H$  for the writing port, and  $\overline{OE} = L$  for the reading port.


55. Write cycle parameters should be adhered to, to ensure proper writing.

56. Device is continuously enabled for both ports.

#### TIMING WAVEFORM OF WRITE WITH BUSY (FOR M 67140)




#### TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CS ARBITRATION (FOR M 67130 ONLY)






# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR M 67130 ONLY) $^{(57)}$

#### **LEFT ADDRESS VALID FIRST:**




#### **RIGHT ADDRESS VALID FIRST:**




Note: 57.  $CS_L = \overline{CS}_R = V_{IL}$ 


#### 16 BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



Note: 58. No arbitration in M 67140 (SLAVE). BUSY-IN inhibits write in M 67140 (SLAVE).

#### WAVEFORM OF INTERRUPT TIMING (59)





Notes: 59. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

60. See interrupt thruth table.

61. Timing depends on which enable signal is asserted last.

62. Timing depends on which enable signal is de-asserted first.

# AC ELECTRICAL CHARACTERISTICS OVER THE FULL OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

INTERRUPT TIMING	PARAMETER	67130/140-30 (*)		67130/140-35 (**)		67130/	140-45	67130/	UNIT	
SYMBOL		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
tas	Address set-up time	0	_	0		0	_	0	_	ns
twn	Write recovery time	0	_	0	_	0	_	0	_	ns
tins	Interrupt set time		30	_	35	_	40	_	45	ns
tina	Interrupt reset time	_	30	_	35		40		45	ns

(\*). Commercial only. Not available in DIP.

(\*\*). DIP package available for commercial only.



### **ORDERING INFORMATION**

TEMPERATU	RE RANGE	PACKAGE	DE	VICE	SPEED	FLOW
C = Commercial I = Industrial A = Automotive M = Military S = Space	CK = 48 pin DIL 4K = 48 pin LC S3 = 52 pin PL 3K = 48 pin DIL RD = 64 pin VC 0' to + 70'C	CC plastic 600 mils FP 67 67 C L	3 mils 130 = 8K ( 140 = 8K ( = Low = Very = Low	1K x 8) Sla power low power power and	ave	blank = MHS standards /883 = MIL-STD 883 Class B or S CB = Compliant CECC 90000 level B SHXXX = Special customer request FHXXX = Flight models (space) MHXXX = Mechanical parts (space) LHXXX = Life test parts (space)

