

## 128K x 32 SRAM Module

#### PUMA 2S4000-45/55

Issue 4.0: March 1996

#### **Description**

The PUMA 2S4000 is a 4Mbit high speed static RAM organised as 128K x 32 in a 66 pin PGA package with access times of 45ns or 55 ns. The device has a user configurable output width as by 8,16 or 32 bits and features a low power standby mode with 3.0V battery back-up compatible, completely staic operation and is directly TTL compatible.


The package includes on board decoupling capacitors and is suitable for thermal ladder operations.

May be screened in accordance with MIL-STD-883.


4,194,304 bit CMOS High Speed Static RAM

#### **Features**

- · Very Fast Access times of 45/55 ns.
- · Pin grid array gives 2:1 improvement over DIL.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power 688 / 1045 / 1760 mW (Max)
- · Low Power Standby 44mW (Max) L Version
- 3.0V Battery Back-up Capability.
- Package Suitable for Thermal Ladder Applications.
- · On board decoupling capacitors.
- · Completly Static Operation.
- · May be screened in accordance with MIL-STD-883



# Pin Definition



#### **Pin Functions**

A0 - A16 Address Inputs D0 - D31 Data Inputs/Outputs CS1-4 Chip Select OĒ **Output Enable** WE1-4 Write Enable NC No Connect  $V_{cc}$ Power (+5V) **GND** Ground

**■ 6353379 0002488 80T ■** 

## DC OPERATING CONDITIONS

DC OPERATING CONDITIONS			
Absolute Maximum Ratings (1)			
Voltage on any pin relative to V <sub>ss</sub> (2)	V <sub>T</sub>	-0.5V to +7	V
Power Dissipation	$P_{T}$	4	W
Storage Temperature	$T_{stg}$	-55 to +150	.c

Notes

- (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Pulse width: -3.0V for less than 20ns.

Recommended Opera	iting Cond	itions			
Parameter	Symbol	min	typ	max	units
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	-	5.8	V
Input Low Voltage	V <sub>ii</sub>	-0.3	-	0.8	V
Operating Temperature	T	0	-	70	.C
	T <sub>AI</sub>	-40	-	85	'C (Suffix I)
	T <sub>AM</sub>	-55	-	125	'C (Suffix M, MB)

DC Electrical Character	istics (V <sub>cc</sub> =	5V±10	%,T <sub>A</sub> =-55°C to +125°C)				
Parameter	S	ymbol	Test Condition	min	typ <sup>(1)</sup>	max	Unit
Input Leakage Current	_	I <sub>LI1</sub> V <sub>IN</sub>	= 0V to V <sub>cc</sub>	-8	-	8	μA
Output Leakage Current		ILO	$\overline{CS}^{(2)} = V_{IH}, \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}, V_{IO} = 0V \text{ to } V$	/ <sub>cc</sub> -8	-	8	μA
<b>Operating Supply Current</b>	32 bit	I <sub>CC32</sub>	$\overline{CS}^{(2)} = V_{IL}$ , $I_{VO} = 0mA$ , I/P's static	-	-	320	mΑ
	16 bit	I <sub>CC16</sub>	As above	-	-	190	mΑ
	8 bit	I <sub>CC8</sub>	As above	-	-	125	mΑ
Average Supply Current	32 bit	I <sub>CC32</sub>	Min. cycle, I <sub>I/O</sub> = 0mA,100% Duty	-	-	480	mA
	16 bit	I <sub>CC16</sub>	As above	-	-	270	mΑ
	8 bit	$I_{CC8}$	As above	-	-	165	mΑ
Standby Supply Current	TTL levels	I <sub>SB</sub>	$\overline{CS}^{(2)} = V_{IH}, V_{IN} = V_{IH}$ or $V_{IL}$ , Min Cycle	-	-	60	mΑ
	-L Version	I <sub>SB1</sub>	$\overline{CS}^{(2)} \ge V_{cc}^{-0.2V}, 0.2V \ge V_{IN}^{-0.2V} \ge V_{cc}^{-0.2V}$	-	0.04	8	mΑ
Output Voltage Low		$V_{oL}$	$I_{OL} = 8.0 \text{ mA}$	-	_	0.4	V
Output Voltage High		V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	2.4	-	-	V

Notes: (1) Typical values are at  $V_{cc}=5.0V$ ,  $T_{A}=25$ °C and specified loading.

(2) CS above is accessed through CS1-4 These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Capacitance (V <sub>cc</sub> =5V±10%,T <sub>A</sub> =25°C) Note: These parameters are calculated and not measured.							
Parameter	Symbol	Test Condition	typ	max	Unit		
Input Capacitance Address, OE	C <sub>IN1</sub>	V <sub>IN</sub> =0V	_	38	pF	***************************************	
WE1-4, CS1-4	C <sub>IN2</sub>	V <sub>IN</sub> =0V	-	17	pF		
I/O Capacitance D0-31	C'NO	V <sub>1/O</sub> =0V	-	38	pF		

Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121

Tel: 619.271.4565 Fax: 619.271.6058

**■** 6353379 0002489 746 **■** 2

#### **Operating Modes**


The table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S4000.

Mode	<u>cs</u>	ŌĒ	WE	V <sub>cc</sub> Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	I <sub>SB</sub> ,I <sub>SB1</sub>	High Z	Power Down
Output Disable	0	1	1	I <sub>cc</sub>	High Z	
Read	0	0	1	l <sub>cc</sub>	D <sub>out</sub>	Read Cycle
Write	0	Х	0	I <sub>cc</sub>	D <sub>IN</sub>	Write Cycle

$$1 = V_{IH}$$
,  $0 = V_{IL}$ ,  $X = Don't Care$ 

Note: CS is accessed through CS1-4, and WE is accessed through WE1-4. For correct operation, CS1-4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. WE1-4 must also be operated in the same manner.

Low V <sub>cc</sub> Data Retention Characteristics - L Version Only (T <sub>A</sub> =-55°C to +125°C)							
Parameter	Symbol	Test Condition	min	typ	max	Unit	
V <sub>cc</sub> for Data Retention	$V_{DR}$	CS ≥ V <sub>cc</sub> -0.2V	2.0	_	_	V	
Data Retention Current	I <sub>CCDR</sub>	$V_{cc} = 3.0V, CS \ge V_{cc} - 0.2V, V_{IN} > 0V$	-	-	3.0	mA	
Chip Deselect to Data Retention	n t <sub>CDR</sub>	See Retention Waveform	0	_	-	ns	
Operation Recovery Time	$t_R$	See Retention Waveform	t <sub>RC</sub>	-	-	ns	



## **AC OPERATING CONDITIONS**

Output Active from End of Write

# Read Cycle

			45		<i>5</i> 5	
Parameter	Symbol	min	max	min	max	Units
Read Cycle Time	t <sub>RC</sub>	45	-	55	-	ns
Address Access Time	t <sub>AA</sub>	-	45	-	55	ns
Chip Select Access Time(2)	t <sub>ACS</sub>	-	45	-	55	ns
Output Enable to Output Valid	t <sub>oe</sub>	-	25	-	30	ns
Output Hold from Address Change	t <sub>on</sub>	5	-	5	-	ns
Chip Selection to Output in Low Z	t <sub>CLZ</sub>	5	-	5	-	ns
Output Enable to Output in Low Z	t <sub>ouz</sub>	0	-	0	-	ns
Chip Deselection to Output in High 2		0	20	-	25	ns
Output Disable to Output in High $Z^{(3)}$		0	25	-	30	ns

Write Cycle							
Parameter	Symbol	min 4	15 max	5 min	5 max	Unit	
Write Cycle Time	t <sub>wc</sub>	45	-	55	-	ns	
Chip Selection to End of Write	t <sub>cw</sub>	40	-	45	-	ns	
Address Valid to End of Write	t	40	-	45	-	ns	
Address Setup Time	t <sub>AS</sub>	0	-	0	-	ns	
Write Pulse Width	t <sub>wp</sub>	35	-	40	-	ns	
Write Recovery Time	t <sub>wr</sub>	3	-	3	-	ns	
Write to Output in High Z	t <sub>whz</sub>	0	20	0	25	ns	
Data to Write Time Overlap	t <sub>DW</sub>	20	-	25	-	ns	
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	ns	

5

ns

Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121


Tel: 619.271.4565 Fax: 619.271.6058

■ 6353379 0002491 3T4 ■ <sup>4</sup>

 $t_{ow}$ 

5

### Read Cycle Timing Waveform (1,2)




Notes:

(1) WE1-4 is High for Read Cycle.

(2) Address valid prior to or coincident with CS1-4 transition Low.

(3) t<sub>cHZ</sub> and t<sub>oHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

## Write Cycle No.1 Timing Waveform




Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121


Tel: 619.271.4565 Fax: 619.271.6058

**■** 6353379 0002492 230 **■** 

# Write Cycle No.2 Timing Waveform (5)



## Low V<sub>cc</sub> Data Retention Timing Waveform




#### **AC Characteristics Notes**

- (1) A write occurs during the overlap (t<sub>wP</sub>) of a low CS and a low WE.
  (2) t<sub>wR</sub> is measured from the earlier of CS or WE going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) OE is continuously low. (OE=V<sub>||</sub>)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t<sub>whz</sub> and t<sub>ohz</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

6

# PACKAGE DETAILS

### 66 Pin PGA



#### **SCREENING**

Military Screening Procedure

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

SCREEN	TEST METHOD	LEVEL	
Visual and Mechanical			
Internal visual	2010 Condition B or manufacturers equivalent	100%	
Temperature cycle	1010 Condition C (10 Cycles,-65°C to +150°C)	100%	
Constant acceleration	2001 Condition E (Y <sub>1</sub> only) (10,000g)	100%	
Burn-In			
Pre-Burn-in electrical	Per applicable device specifications at T =+25°C	100%	
Burn-in	Per applicable device specifications at T <sub>a</sub> =+25°C Method 1015,Condition D,T <sub>a</sub> =+125°C,160hrs min	100%	
Final Electrical Tests	Per applicable Device Specification		
	· · · · · · · · · · · · · · · · · · ·	}	
Static (dc)	a) @ T <sub>A</sub> =+25°C and power supply extremes	100%	
	b) @ temperature and power supply extremes	100%	
Functional	a) @ T <sub>A</sub> =+25°C and power supply extremes	100%	
	b) @ temperature and power supply extremes	100%	
Switching (ac)	a) @ T <sub>A</sub> =+25°C and power supply extremes	100%	
	b) @ temperature and power supply extremes	100%	
Percent Defective allowable (PDA)	Calculated at post burn-in at T <sub>A</sub> =+25°C	10%	
Hermeticity	1014		
Fine	Condition A	100%	
Gross	Condition C	100%	
Quality Conformance	Per applicable Device Specification	Sample	
External Visual	2009 Per vendor or customer specification	100%	

7

### Ordering Information

