

Description

The μ PD42832 is a 32,768-word by 8-bit CMOS XRAM designed to operate from a single +5-volt power supply. This device is termed an XRAM because it incorporates some of the best features of both SRAMs (nonmultiplexed addresses, simple interface) and DRAMs (high density at low cost from a one-transistor core cell). Advanced circuitry provides wide operating margins and low power dissipation while maintaining high performance.

The incorporation of an internal refresh address counter and refresh multiplexer allows selection of one of three refreshing modes. A self-refresh cycle provides transparent refreshing without system overhead. A pulse refresh cycle uses the internal address counter; external refresh cycles use the 256 address combinations of A_0 - A_7 .

Features


- 32,768-word by 8-bit organization
- Single +5-volt $\pm 10\%$ power supply
- TTL- and CMOS-compatible
- Low power dissipation
 - Standby: 1.0 mA ($\overline{CE} = \overline{OE}/RFSH = V_{IH}$)
 - Standby: 0.5 mA ($\overline{CE} = \overline{OE}/RFSH = V_{DD}$)
 - Self-refresh: 100 μ A (-xxL versions)
- Read, write, and read/modify/write cycles
- External, pulse, and self-refreshing capabilities
- SRAM-compatible pin configuration
- Standard 28-pin plastic DIP and miniflat packaging

Ordering Information

Part Number	Access Time [max]	Self-Refresh Current [max]	Package
μ PD42832C-12	120 ns	1.5 mA	28-pin plastic DIP
C-15	150 ns		
μ PD42832C-12L	120 ns	100 μ A	28-pin plastic DIP
C-15L	150 ns		
μ PD42832GU-12L	120 ns	100 μ A	28-pin plastic miniflat
GU-15L	150 ns		

Pin Configuration

28-Pin Plastic DIP or Miniflat




Pin Identification

Symbol	Function
A_0 - A_{14}	Address inputs
I/O_0 - I/O_7	Data inputs/outputs
CE	Chip enable
OE/RFSH	Output enable/refresh
WE	Write enable
GND	Ground
V _{DD}	+5-volt power supply

Absolute Maximum Ratings

Voltage on any pin (except V _{DD})	-1.0 to +7.0 V
Supply voltage, V _{DD}	-1.0 to +7.0 V
Short-circuit output current, I _O	50 mA
Power dissipation, P _D	1.0 W
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. Operating conditions should be within the limits specified under DC and AC Characteristics.

Block Diagram

83-001763B

DC Characteristics $T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{DD} = 5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Supply voltage	V_{DD}	4.5	5.0	5.5	V
Input voltage, high	V_{IH}	2.4		5.5	V
Input voltage, low	V_{IL}	-1.0		0.8	V
Standby current	I_{DD2}		1.0	mA	$\overline{CE} = \overline{OE}/\overline{RFSH} = V_{IH}$
	I_{DD2}		0.5	mA	$\overline{CE} = \overline{OE}/\overline{RFSH} = V_{DD}$
Self-refresh current	I_{DD3}		(Note 1)	mA	$\overline{OE}/\overline{RFSH} = 0 \text{ V}; \overline{CE} = V_{DD}$
Input leakage current	$I_I(L)$	-10	10	μA	$V_{IN} = 0 \text{ to } 5.5 \text{ V}; \text{all other pins not under test} = 0 \text{ V}$
I/O leakage current	$I_O(L)$	-10	10	μA	$I/O = \text{High-Z}; V_{OUT} = 0 \text{ to } 5.5 \text{ V}$
Output voltage, high	V_{OH}	2.4	V_{DD}	V	$I_{OH} = -1.0 \text{ mA}$
Output voltage, low	V_{OL}	0	0.4	V	$I_{OL} = 2.0 \text{ mA}$

Notes:

- (1) $\mu\text{PD}42832\text{C-12-15}: I_{DD3} = 1.5 \text{ mA max}$
- $\mu\text{PD}42832\text{C-12L-15L}: I_{DD3} = 0.1 \text{ mA max}$
- $\mu\text{PD}42832\text{GU-12L-15L}: I_{DD3} = 0.1 \text{ mA max}$

Capacitance $T_A = +25^\circ\text{C}; f = 1 \text{ MHz}$

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
I/O capacitance	$C_{I/O}$			7	pF
Input capacitance	C_I			5	pF

Truth Table				
Mode	\overline{CE}	\overline{WE}	$\overline{OE}/\overline{RFSH}$	I/O Pins
Standby	High	X	High	High-Z
Refresh	High	X	Low	High-Z
Read	Low	High	Low	D _{OUT}
External refresh	Low	High	High	High-Z
Write	Low	Low	High	D _{IN}

AC Characteristics $T_A = 0$ to $+70^\circ\text{C}$; $V_{DD} = 5.0 \text{ V} \pm 10\%$

Parameter	Symbol	μ PD42832-12		μ PD42832-15		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current	I_{DD1}		50		40	mA	(Note 1)
Refresh current	I_{DD4}		50		40	mA	(Note 2)
Pulse refresh current	I_{DD5}		50		40	mA	(Note 3)
Random read or write cycle time	t_{RC}		190		235	ns	
\overline{CE} access time	t_{CEA}			120		150	ns
Chip disable to output in high-Z	t_{CHZ}	0	35	0	40	ns	(Note 9)
\overline{OE} access time	t_{OEA}			35		40	ns
Output disable to output in high-Z	t_{OHZ}	0	35	0	40	ns	(Note 9)
\overline{CE} to output in low-Z	t_{CLZ}		10		10	ns	
\overline{OE} to output in low-Z	t_{OLZ}		5		5	ns	
Transition time (rise and fall)	t_T	3	50	3	50	ns	
\overline{CE} precharge time	t_P		60		75	ns	
\overline{CE} pulse width	t_{CE}	120	10000	150	10000	ns	
Address setup time before \overline{CE} low	t_{ASC}	0		0		ns	
Address hold time after \overline{CE} low	t_{AHC}	30		40		ns	
\overline{OE} hold time after \overline{CE} low	t_{OHC}	0		0		ns	
\overline{OE} setup time before \overline{CE} low	t_{OSC}	0		0		ns	
Read command setup time before \overline{CE} low	t_{RCS}	0		0		ns	
Read command hold time after \overline{CE} high	t_{RCH}	0		0		ns	
Write command hold time after \overline{CE} low	t_{WCH}	85		105		ns	
Write command pulse width	t_{WP}	85		105		ns	
Write command to \overline{CE} lead time	t_{CWL}	85		105		ns	
Data setup time before \overline{WE} high	t_{DSW}	75		95		ns	
Data hold time after \overline{WE} high	t_{DHW}	0		0		ns	
Data setup time before \overline{CE} high	t_{DSC}	75		95		ns	
Data hold time after \overline{CE} high	t_{DHC}	0		0		ns	
\overline{WE} to output in high-Z	t_{WHZ}	0	35	0	40	ns	(Note 9)
Output active from end of write	t_{WLZ}	5		5		ns	
Read/modify/write cycle time	t_{RWC}	295		365		ns	
\overline{CE} to RFSH delay time	t_{RFD}	60		75		ns	
RFSH pulse width in pulse refresh	$t_{FAP1000}$	80	1000	80	1000	ns	
RFSH precharge time	t_{FP}	30		30		ns	
Pulse refresh cycle time	t_{FC}	190		235		ns	
RFSH to \overline{CE} setup time after pulse refresh	t_{FCE}	225		275		ns	
RFSH to \overline{CE} delay time after pulse refresh	t_{FSR}	25		30		ns	
RFSH pulse width in self-refresh	t_{FAS}	8000		8000		ns	
RFSH to \overline{CE} delay after self-refresh	t_{FRS}	225		275		ns	
Refresh period	t_{REF}		4		4	ms	(Note 10)


Notes:(1) $t_{RC} = t_{RC}$ (min); $I_O = 0 \text{ mA}$.(2) $t_{RC} = t_{RC}$ (min); $\overline{OE}/\overline{RFSH} = \overline{WE} = V_{IH}$.

Notes [cont]:

- (3) $t_{FC} = t_{FC}$ (min); $\overline{CE} = V_{IH}$.
- (4) All voltages are referenced to GND.
- (5) Once V_{CC} is within specification (≥ 4.5 V), the μ PD42832 is initialized by holding the \overline{CE} and \overline{OE} inputs inactive ($V_{IH} \geq 2.4$ V) for 1 ms or more.
- (6) For ac parameter measurements, assume $t_T = 5$ ns.
- (7) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (8) Output load = 1 TTL load and 100 pF.


(9) t_{CHZ} , t_{OHZ} and t_{WHZ} define the time at which the outputs achieve the open-circuit condition and are not referenced to V_{OH} or V_{OL} .

(10) Pulse refresh cycles and self-refresh cycles use the same internal refresh address counter. Either type will increment the counter in proper sequence. However, external refresh addresses are independent of those generated by the internal counter. Therefore, when the μ PD42832 is not in an extended period of self-refresh, the system design must guarantee that the refresh requirement is met by either the external refresh cycle type or the pulse refresh cycle type alone.




Timing Waveforms (cont)


Read Cycle




External Refresh Cycle




Write Cycle



Pulse Refresh Cycle




Self-Refresh Cycle



Timing Waveforms (cont)

Read/Modify/Write Cycle




83-001766B

**μ PD42832 Application with the
 μ PD70008 CPU**

The μ PD70008 is a general-purpose, 8-bit CPU designed and manufactured with the CMOS process. In particular, the μ PD70008 is equipped with a standby mode that can significantly reduce power consumption. As shown in the example in figure 1, this application uses the RFSH refresh signal to perform a pulse refresh operation during the T₃ and T₄ states of the M1 cycle.

Figure 1. Application of the μ PD42832 with the μ PD70008 CPU



83-004062B


Package Drawings

28-Pin Plastic DIP (600-mil)

Item	Millimeters	Inches
A	38.10 max	1.500 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 +.004 -.005
E	33.02	1.300
F	1.2 min	.047 min
G	3.6 ± .30	.142 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.72 max	.226 max
K	15.24 [TP]	.600 [TP]
L	13.20	.520
M	.25 ± .10 .05	.010 +.004 -.003

Notes:

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-0016758

Package Drawings (cont)**28-Pin Plastic Miniflat**

Item	Millimeters	Inches
A	19.05 max	.750 max
B	1.27 max	.050 max
C	1.27 [TP]	.050 [TP]
D	.40 \pm .10	.016 $^{+.004}_{-.005}$
E	16.51	.650
F	.1 \pm .1	.004 $^{+.005}_{-.004}$
G	3.0 max	.118 max
H	2.55	.100
I	11.8 \pm .3	.465 $^{+.012}_{-.013}$
J	8.4	.331
K	1.7	.067
L	.15 $^{+.10}_{-.05}$.006 $^{+.004}_{-.002}$
M	.7 \pm .2	.028 $^{+.008}_{-.009}$

Notes:

- [1] Each lead centerline is located within .12 mm (.005 inch) of its true position [TP] at maximum material condition.



83-004114B

NEC

μPD42832

NEC
NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TWX 910-379-6985

**For Literature Call Toll Free: 1-800-632-3531
1-800-632-3532 (In California)**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

008464 ↘ - X

NECEL-000213
STOCK NO. 600255