

SPEC No. | E L 0 8 9 0 4 9 I S S U E: Sep. 1. 1997

To;

SPECIFICATIONS

Product Type 240 Output LCD Segment Driver

Model No. LH1548F

*This specifications contains <u>26</u> pages including the cover and appendix.

If you have any objections, please contact us before issuing purchasing order.

DATE:

BY: PRESENTED

BY: T. Mineyama

T. Mineyama

Dept. General Manager

REVIEWED BY: PREPARED BY:

H. nishisha S. Syouter

ENGINEERIGN DEPARTMENT I LOGIC IC ENGINEERING CENTER

TENRI INTEGRATED CIRCUITS

SHARP CORPORATION

8180798 0027696 673



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- ●When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - ·Instrumentation and measuring equipment
 - · Machine tools
 - ·Audiovisual equipment
 - ·Home appliances
 - ·Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - ·Nainframe computers
 - ·Traffic control systems
 - ·Gas leak detectors and automatic cutoff devices
 - ·Rescue and security equipment
 - ·Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - ·Aerospace equipment
 - ·Communications equipment for trunk lines
 - ·Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

8180798 0027697 50T **188**

1

Contents

		rage
1.	Summary	2
2.	Features ·····	2
3.	Block Diagram ·····	3
4.	Functional Operations of Each Block ·····	3
5.	Pin Configuration ·····	5
6.	Pin Descriptions ·····	5
7.	Description of Functional Operations ·····	7
8.	Precaution ·····	11
9.	Absolute Maximum Ratings	12
0.	Recommended Operating Conditions ······	12
1.	Electrical Characteristics ······	12
2.	Example of System Configuration · · · · · · · · · · · · · · · · · · ·	16
3.	Example of Typical Characteristic · · · · · · · · · · · · · · · · · · ·	17
4	Package and Packing Specification	1.8



1. Summary

The LH1548F is a 240 output segment driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1530 Common Driver, a low power consuming, high-precision LC panel display can be assembled. This driver is for 8-bits parallel input exclusive use.

2. Features

- Number of LC drive outputs : 240

• Supply voltage for LC drive : +10.0 to +42.0 V• Supply voltage for the logic system : +2.5 to +5.5 V

• Shift Clock frequency : 25 MHz (Max.) $V_{DD}=+4.5$ to +5.5 V


: 15 MHz (Max.) $V_{DD}=+3.0$ to +4.5 V

: 12 MHz (Max.) $V_{DD} = +2.5$ to +3.0 V

- · Low power consumption
- · Low output impedance
- · Adopts a data bus system
- · 8-bits parallel input
- · Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 240 of input data
- CMOS silicon gate process (P-type Silicon Substrate)
- Supports high capacity LC panel display when combined with the LH1530 Common Driver
- Package : 265 pin TCP (Tape Carrier Package)
- · Not designed or rated as radiation hardened

SHARP

3. Block Diagram



4. Functional Operations of Each Block

Block	Function
Active Control	Controls the selection or deselection of the chip.
	Following a LP signal input, and after the chip select signal is
	input, a select signal is generated internally until 240 bits of
	data have been read in.
	Once data input has been completed, a select signal for cascade
	connection is output, and the chip is deselected.
SP Conversion	Keep input data which are 3 clocks of XCK into latch circuit.
& Data Control	after that they are put on the internal data bus 24 bits at a
	time.
Data Latch	Selects the state of the data latch which reads in the data bus
Control	signals. The shift direction is controlled by the control logic,
	for every 48 bits of data read in, the selection signal shifts
	one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latch state of each LC
	driver output pin is controlled by the control logic and the data
	latch control, 240 bits of data are read in 10 sets of 24 bits.
Line Latch	All 240 bits which have been read into the data latch are
	simultaneously latched on the falling edge of the LP signal, and
	output to the level shifter block.


8180798 0027700 924

Block	Function
Level Shifter	The logic voltage signal is level-shifted to the LC drive
	voltage level, and output to the driver block.
4-Level Driver	Drives the LC driver output pins from the latch data, selecting
	one of 4 levels (V_0, V_2, V_3, V_5) based on the FR and DISPOFF
	signals.
Control Logic	Controls the operation of each block. When a LP signal has been
	input, all blocks are reset and the control logic waits for the
	selection signal output from the active control block.
	Once the selection signal has been output, operation of the data
	latch and data transmission are controlled, 240 bits of data are
	read in, and the chip is deselected.

■ 8180798 0027701 860 ■



5. Pin Configuration



6. Pin Descriptions

6-1. Pin Designations

Pin No.	Symbol	I/0	Designation
1 to 240	$Y_1 - Y_{240}$	0	LC drive output
241, 265	Vol. Vor	-	Power supply for LC drive
242. 264	V _{2L} ,V _{2R}	-	Power supply for LC drive
243. 263	V _{3L} , V _{3R}		Power supply for LC drive
244, 262	V _{5L} ,V _{5R}	-	Power supply for LC drive
245	A D D	-	Power supply for logic system(+2.5 to +5.5 V)
260	SHL	I	Display data shift direction selection
246, 258	EIO2, EIO1	I/0	Input/Output for chip select
247 to 254	DI ₀ -DI ₇	I	Display data input
255	XCK	I	Display data shift clock input
257	LP	I	Display data latch pulse input
256	DISPOFF	Ī	Control input for deselect output level
259	FR	I	AC-converting signal input for LC drive waveform
261	Vss	-	Ground (0 Y)

8180798 0027702 717

6-2. Input/Output Circuits




Fig.1 Input Circuit

[Applicable pins] DI₀-DI₇,XCK,LP DISPOFF, SHL, FR




Fig. 2 Input/Output Circuit

[Applicable pins] EIO1.EIO2




Fig. 3 LC Drive Output Circuit

[Applicable pins]

Y1-Y240

8180798 0027703 633



7. Description of Functional Operations

7-1. Pin Functions

Symbol	Function
V _D D	Logic system power supply pin connects to +2.5 to +5.5 V
V _{ss}	Ground pin connects to 0 V
Vol. Vor	Power supply pin for LC driver voltage bias
V _{2L} , V _{2R}	$\cdot V_{iL}$ and V_{iR} (i=0,2,3,5) aren't connected with inside LSI. Therefore,
V _{3L} , V _{3R}	it is necessary that these terminals connect with an outside power
V _{SL} , V _{SR}	supply.
	•Normally, the bias voltage used is set by a resistor divider.
	•Ensure that voltages are set such that $V_{ss} \leq V_5 < V_3 < V_2 < V_0$.
DI ₀ -DI ₇	Input Pin for display data
<u> </u>	•Input data into the 8 pins DI ₀ -DI ₇ .
XCK	Clock input pin for taking display data
	·Data is read on the falling edge of the clock pulse.
LP	Latch pulse input pin for display data
<u></u>	•Data is latched on the falling edge of the clock pulse.
	Direction selection pin for reading display data
SHL	-When set to V_{ss} level "L", data is read sequentially from Y_{240} to Y_1 .
	-When set to V_{DD} level "H", data is read sequentially from Y_1 to $Y_{2\cdot 4\cdot 0}$.
	Control input pin for output deselect level
	•The input signal is level-shifted from logic voltage level to LC
DISPOFF	drive voltage level, and controls LC drive circuit.
	•When set to V_{ss} level "L", the LC drive output pins (Y_1-Y_{240}) are
.	set to level V ₅ .
j	AC signal input for LC driving waveform
ł	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
FR	•Normally, inputs a frame inversion signal.
	•The LC driver output pin's output voltage level can be set using
	the line latch output signal and the FR signal.
ļ	Table of truth values is shown in 7-2-1. Input/Output pin for chip selection
	•When SHL input is at V _{ss} level "L", EIO ₂ is set for input, and EIO ₁
	is set for output.
	•When SHL input is at V_{DD} level "H", EIO ₂ is set for output, and EIO ₁
	is set for input.
EIO,	During output, set to "H" while LP*XCK is "H", and after 240 bits of
EIO ₂	data have been read, set to "L" for one cycle (from rising edge to
	rising edge of XCK), after which it returns to "H".
	During input, after the LP signal is input, the chip is selected
	while EI*XCK is "H", after 240 bits of data have been read, the chip
ļ	is deselected.

8180798 0027704 57T **11**



Symbol	Function
Y ₁ -Y ₂ 40	LC driver output pins -Corresponding directly to each bit of the data latch, one level $(V_0, V_2, V_3, \text{ or } V_5)$ is selected and output. Table of truth values is shown in 7-2-1.

7-2. Functional Operations

7-2-1. Truth Table

FR	Latch Data	DISPOFF	Driver Output Voltage Level (Y1-Y240)
L	L	Н	V ₃
L	Н	Н	٧s
Н	L	Н	V ₂
Н	Н	Н	V ₀
х	X	L	V ₅

Here, V_{ss}≤V_s<V₂<V₀, H: V_{DD}(+2.5 to +5.5 V), L: V_{ss}(0 V), x: Don't care [Note] "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver. Please supply regular voltage which assigned by specification for each power pin.

7-2-2. Relationship between the Display Data and Driver Output pins


8-Bits Parallel Mode

SHL	EIO ₁	EIO2	Data			Figu	re of	Clock		
			Input	30clock	29clock	28clock	•••	3clock	2clock	lclock
			DIo	Y ₁	Υ ₉	Y ₁₇	•••	Y ₂₁₇	Y ₂₂₅	Y ₂₃₃
1			DI;	Y2	Y 1 0	YIB	•••	Y ₂₁₈	Y 2 2 8	Y ₂₃₄
	Ì		DI2	Y 3	Yıı	Y ₁₉	•••	Y 2 1 9	Y ₂₂₇	Y ₂₃₅
ł			DI ₃	Y 4	Y 1 2	Y 2 0	•••	Y 2 2 0	Y ₂₂₈	Y ₂₃₃ Y ₂₃₄
L	Output	Input	DI ₄	Y ₅	Y ₁₃	Y 2 1	•••	Y 2 2 1	Y ₂₂₉	Y ₂₃₇
			DIs	Υe	Y ₁₄	Y 2 2	•••	Y 2 2 2	Y 2 3 0	Y ₂₃₈ Y ₂₃₉ Y ₂₄₀
}			DIa	Y 7	Y ₁₅	Y 2 3	•••	Y 2 2 3	Y ₂₃₁	Y ₂₃₉
			DI7	Ya	Y 1 6	Y 2 4	***	Y 2 2 4	Y ₂₃₂	Y ₂₄₀
			DIo	Y 2 4 0	Y ₂₃₂	Y 2 2 4	•••	Y 2 4	Y ₁₆	
1			DI ₁	Y ₂₃₉	Y ₂₃₁	Y 2 2 3	•••	Y ₂₃	Y ₁₅	Y 7
			DI ₂	Y 2 3 8	Y ₂₃₀	Y 2 2 2	•••	Y 2 2	Y ₁₄	Y ₆
			DI3	Y ₂₃₇	Y 2 2 9	Y 2 2 1	•••	Y ₂₁	Y ₁₃	Y ₅
Н	Input	Output	DI4	Y 2 3 6	Y 2 2 8	Y 2 2 0	•••	Y ₂₀	Y ₁₂	Y 4
			DI ₅	Y 2 3 5	Y 2 2 7	Y ₂₁₉	•••	Y 1 9	Y _{1 1}	Y 3
			DI6	Y 2 3 4	Y 2 2 6	Y ₂₁₈	•••	Y ₁₈	Y ₁₀	Y ₂
L			DI ₇	Y 2 3 3	Y 2 2 5	Y ₂₁₇	•••	Y ₁₇	Y 9	Υ1




7-2-3. Connection Example of Plural Segment Drivers

(a) Case of SHL="L"




(b) Case of SHL="H"



8180798 0027706 342





8180798 0027707 289




8. Precaution

OPrecaution when connecting or disconnecting the power
This LSI has a high-voltage LCD driver, so it may be permanently damaged by
a high current which may flow if a voltage is supplied to the LC drive
power supply while the logic system power supply is floating.
The detail is as follows.

- •When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- -We recommend you connecting the serial resistor (50 to 100 Ω) or fuse to the LC drive power V_0 of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on $\overline{\text{DISPOFF}}$ function. After that, cancel the $\overline{\text{DISPOFF}}$ function after the LC driver power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level V_5 on $\overline{\text{DISPOFF}}$ function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



■ 8180798 0027708 115 ■



9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V _{D D}	Ta=25 t	V _D D	-0.3 to $+7.0$	A
Supply voltage (2)	V ₀	Referenced	Vol, Vor	-0.3 to +45.0	V
	V ₂	to $V_{ss}(0 V)$	V _{2L} ,V _{2R}	-0.3 to $V_0 + 0.3$	V
	V ₃		V _{3L} ,V _{3R}	-0.3 to $V_0 + 0.3$	V
	V ₅		V _{5 L} , V _{5 R}	-0.3 to $V_0 + 0.3$	V
Input voltage	Λ¹		DI ₀₋₇ ,XCK,LP,SHL,FR	-0.3 to $V_{DD}+0.3$	V
			EIO1, EIO2, DISPOFF		
Storage temperature	Tite			-45 to +125	Ĵ

10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage (1)	VDD	Referenced	V _{D D}	+2.5		+5.5	V
Supply voltage (2)	V ₀	to $V_{ss}(0 V)$	Vol Vor	+10.0		+42.0	V
Operating temperature	Topr			-20		+85	Ť

[NOTE] Ensure that voltages are set such that $V_{ss} \le V_5 < V_3 < V_2 < V_0$.

11. Electrical Characteristics

11-1. DC Characteristics

 $(V_{ss}=V_{5}=0 \text{ V}, V_{DD}=+2.5 \text{ to } +5.5 \text{ V}, V_{0}=+10.0 \text{ to } +42.0 \text{ V}. Ta=-20 \text{ to } +85 \text{ T})$

Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Vгн		DIO-7.XCK, LP.SHL, FE	0.7Vpp			V
VIL		EIO1, EIO2, DISPOFF			0.3V _D D	V
V _{он}	$I_{OH} = -0.4 \text{ mA}$	EIO1, EIO2	V _{DD} -0.4			V
VoL	IoL=+0.4 mA				+0.4	V
ILI	$V_{SS} \leq V_{I} \leq V_{DD}$	All input pins			±10.0	μA
ILI/O	V _{ss} \(V _{ls} \(V _l	EIO1, EIO2			±10.0	μA
Ron	$*1V_0 = +40.0 V$	Y1-Y240		1.0	1.5	kΩ
	$V_0 = +30.0 \text{ V}$			1.5	2.0	
	$V_0 = +20.0 \text{ V}$			2.0	2.5	
Ізтв	*2	V s 9			75.0	μА
Ippi	*3	Y _{D D}			2.4	πA
IDD2	*4	V _{D D}			14.4	mA
Ιο	* 5	V _{OL} , V _{OR}			2.0	mA
	VIH VIL VOH VOL ILI ILIVO RON ISTB	V _{IH} V _{OH} I _{OH} =-0.4 mA V _{OL} I _{OL} =+0.4 mA I _{LI} V _{SS} \(\section\) V _{SS} \(\section\) V _{DD} I _{LI/O} V _{SS} \(\section\) V _O =+40.0 V V _O =+20.0 V I _{STB} *2 I _{DD1} *4	VIH VIL VIL DIO-7.XCK.LP.SHL.FF EIO1, EIO2, DISPOFF EIO1, EIO2 VOL IOL=+0.4 mA EIO1, EIO2 Vol ILI VSSSV1SVDD All input pins EIO1, EIO2 RON VO=+40.0 VY1-Y240 VO=+30.0 V VO=+20.0 V ISTB *2 VDD VDD VDD VDD VDD	VIH	V _{IH} DI ₀₋₇ ,XCK,LP,SHL,FR 0.7V _{DD} V _{IL} EIO ₁ ,EIO ₂ ,DISPOFF V _{OL} I _{OL} =+0.4 mA I _L : V _{SS} V ₁ ≤ V _{DD} All input pins I _L : V _{SS} S V ₁ ≤ V _{DD} EIO ₁ ,EIO ₂ All input pins I _L : V ₀ = +40.0 V ₁ - Y ₂ + 0 V ₀ = +30.0 V V ₀ = +20.0 V I _{STB} *2 I _{DD1} *4 V _{DD}	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

[NOTE]

- *1: | \(V_{ON} | = 0.5 \)
- *2: V_{DD} =+5.0 V, V_{0} =+40.0 V, V_{IH} = V_{DD} , V_{IL} = V_{SS}
- *3: V_{DD} =+5.0 V, V_{D} =+40.0 V, f_{XCK} =25 MHz, No-load, EI= V_{DD} The input data is turned over by data taking clock
- *4: V_{DD} =+5.0 V. V_0 =+40.0 V. $f_{xc\kappa}$ =25 MHz. No-load, EI= V_{ss} The input data is turned over by data taking clock
- *5: V_{0D} =+5.0 V, V_{0} =+40.0 V, f_{XCK} =25 MHz, f_{LP} =38.4 kHz, f_{FR} =80 Hz, No-load The input data is turned over by data taking clock

■ 8180798 0027709 O51 **■**



11-2. AC Characteristics

(mode 1) $V_{ss}=V_{5}=0$ V, $V_{DD}=+5.0$ V±10%, $V_{0}=+10.0$ to +42.0 V, Ta=-20 to +85 T Inside of () are : Ta=-20 to +60 T

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	twck	*3	40(36)			ns
Shift clock "H" pulse width	twcks		12			ns
Shift clock "L" pulse width	twcki		14			ns
Data setup time	tos		5			ns
Data hold time	ton		15			ns
Latch pulse "H" pulse width	twiph		15			ns
Shift clock rise to Latch pulse rise time	tro		5			ns
Shift clock fall to Latch pulse fall time	tsi		25			ns
Latch pulse rise to Shift clock rise time	tis		25			ns
Latch pulse fall to Shift clock fall time	tin		25			ns
Enable setup time	ts		5(4)			ns
Input signal rise time *2	t,				50	ns
Input signal fall time *2	t,				50	ns
Output delay time (1) XCK to EIO ₁ .EIO ₂	t _D	C _L =15 pF			28(27)	ns
Output delay time (2) FR to $Y_1 - Y_{240}$	t pd ₁	$C_L=15 pF$			1.2	μs
Output delay time (3) LP to Y ₁ -Y ₂₄₀	tpd ₂	$C_L=15 pF$			1.2	μs

[Note]

- *1 Take the cascade connection into consideration.
- *2 $(t_{CK}-t_{WCKH}-t_{WCKL})/2$ is maximum in the case of high speed operation.
- *3 t_r,t₁≤7(5) ns

(mode 2) $V_{ss}=V_5=0$ V, $V_{DD}=+3.0$ V to +4.5 V, $V_0=+10.0$ to +42.0 V, Ta=-20 to +85 °C Inside of () are : Ta=-20 to +60 °C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Shift clock period *1	twcx	*3	66(60)			пs
Shift clock "H" pulse width	twckn		23(20)			ns
Shift clock "L" pulse width	twcxL		23(20)			ns
Data setup time	tos		10			ns
Data hold time	ton		25(20)			ns
Latch pulse "H" pulse width	twerm		30			ns
Shift clock rise to Latch pulse rise time	tio		10			ns
Shift clock fall to Latch pulse fall time	tsi		30			ns
Latch pulse rise to Shift clock rise time	tis		30			ns
Latch pulse fall to Shift clock fall time	tlH		30			ns
Enable setup time	t _s		12(10)			ns
Input signal rise time *2	t r				50	ns
Input signal fall time *2	t,				50	ns
Output delay time (1) XCK to EIO1, EIO2	t _D	C _L =15 pF			44(40)	ns
Output delay time (2) FR to Y_1-Y_{240}	tpd ₁	CL=15 pF			1.2	μs
Output delay time (3) LP to $Y_1 - Y_{240}$	tpd ₂	C _L =15 pF			1.2	μs
Notel						

[Note]

- *1 Take the cascade connection into consideration.
- *2 $(t_{CK}-t_{WCKH}-t_{WCKL})/2$ is maximum in the case of high speed operation.
- *3 t_r,t_!≤10 ns

■ 8180798 0027710 873 **■**



(mode 3)

 $V_{ss} = V_s = 0$ V, $V_{DD} = +2.5$ to +3.0 V, $V_0 = +10.0$ to +42.0 V, Ta = -20 to +85 °C


Parameter	Symbol Conditions	Min. Typ.	Max.	Unit
Shift clock period *1	twck *3	82		ns
Shift clock "H" pulse width	twckH	28		ns
Shift clock "L" pulse width	twcki	28		ns
Data setup time	tos	10		ns
Data hold time	ton	30		ns
Latch pulse "H" pulse width	twipe	30		ns
Shift clock rise to Latch pulse rise time	t _{LD}	10		ns
Shift clock fall to Latch pulse fall time	tsı	30		ns
Latch pulse rise to Shift clock rise time	tes	30		ns
Latch pulse fall to Shift clock fall time	tin	30		ns
Enable setup time	ts	15		ns
Input signal rise time *2	t _r		50	ns
Input signal fall time *2	t ₁		50	ns
Output delay time (1) XCK to EIO ₁ ,EIO ₂	t_D $C_L=15$ pF		57	ns
Output delay time (2) FR to Y ₁ -Y ₂₄₀	tpd ₁ C _L =15 pF		1.2	μs
Output delay time (3) LP to Y ₁ -Y ₂₄₀	tpd ₂ C _L =15 pF		1.2	μs
	·			

[Note]

- *1 Take the cascade connection into consideration.
- *2 $(t_{CK}-t_{WCKH}-t_{WCKL})/2$ is maximum in the case of high speed operation.
- *3 t_r,t_r≤10 ns


11-3. Timing Diagrams

Input Timing Characteristics




8180798 0027711 70T **....**









■ 8180798 0027713 582 **■**



13. Example of Typical Characteristic

Parameter	Conditions	Min.	Typ.	Max. Unit
Typical Fundamental Rating	$Ta=+25 \text{ °C}, V_{SS}=0 \text{ V}, V_{DD}=+5.0 \text{ V}$		10	ns
Propagation Delay Time		}	İ	1 1

8180798 0027714 419

SHARP

14. PACKAGE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to drawing No. SPN2251-00

2. Markings

The meanings of the device code printed on each tape carrier package are as follows.

(1) Date code (example) : $\frac{5}{a}$ $\frac{4}{b}$ $\frac{D}{c}$ $\frac{0}{d}$

- a) denotes the last figure of Anno Domini (of production)
- b) denotes the week (of production)
- c) denotes factory code (of production)
- d) denotes the number of times of alteration

3. Packing Specifications

3-1 Packing Materials

Item	Material	Purpose
Reel	Anti-static treated plastic (405 mm dia.)	Packing of tape carrier package.
Separator	Anti-static treated PET (188 \(\mu \) mt)	Protects device and prevents ESD (Electro Static Discharge)
Aluminum laminated bag	(520×600 mm)	Moisture proof.
Adhesive tape paper		Fixing of tape carrier package and separator.
Label	Paper .	Indicates production name, lot.No., and quantity.
Desiccant	Silica gel	Drying of device
Inner carton	Cardboard($420 \times 420 \times 50$ mm)	Contains a reel.
Outer carton	Cardboard($445 \times 285 \times 450$ mm)	Contains 5 inner cartons.

3-2 Packing Form

- a) Tape carrier package(TCP) is wound on a reel with separator and the ends of them are fixed with adhesive tape.
- b) A label indicating production name, lot number and quantity is stuck on one side of the reel.
- c) The reel and silica gel are put in a laminated aluminum bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the inner carton.
- * Specification of label

TYPE	Production name Lot No.
QUANTITY	Quantity
LOT(DATE)	Shipping date

- d) 5 inner cartons are put in an outer carton and the same label(b) is affixed to one side of the outer carton.
- 3-3 Other
 - (1) The length of the TCP is typically 40 m per reel, but this may change in accordance with the inventory quantity.
 - (2) Faulty devices is completely punched out at the part of the device.
 - (3) The maximum number of continuous faulty devices is 16.

ISSUE DATE	AUG.27,1997	DESIGN	K. Fukita	(NOTE)
ISSUE NUMBER	H9801	CHECK	Cy. Honda	
S/C NUMBER		APPROVE	I. Kab	

8180798 0027715 355



4. Cautions concerning handling.

Although the strength of the device has been verified in accordance with the test method shown below, do not subject the resin parts or the slit terminals to any excessive bending or pressure.

Test	Test method		Rating
Flexure test	Front view Output terminal Backside F (Force): breaking strength (N). L(Distance): force point to point of application (m).	Side view	Indicate as moment M. $M=F\times L (N\cdot m)$ $M=1.47\times 10^{-3} N\cdot m MAX.$ (for both $+\theta$ and $-\theta$)

5. Cautions concerning storage.

- When storing the product, it is recommended that it be left in its shipping package. After the seal of the packing bag has been broken, store the products in a nitrogen atmosphere.
- · Storage conditions

Storage state	Storage conditions
Unopened(less than 60 days)	Temperature: 5 to 30°C; humidity: 80% RH or less.
After seal of broken(less than 30 days)	Temperature: 25°C; humidity: 15% RH or less,
After seal of broken(less than 30 days)	dry nitrogen atmosphere.

- · Don't store in a location exposed to corrosive gas or excessive dust.
- · Don't store in a location exposed to direct sunlight or subject to sharp changes in temperature.
- Don't store the product such that it subjected to an excessive load weight, such as by stacking.
- Deterioration of the plating may occur after long-term storage, so special care is required.
- It is recommended that the products be inspected before use.

6. Other cautions.


- · Immediately after opening the moisture-proof packing, the measurement will shrink slightly. In order to return the measurements to those shown in the drawing, it is necessary to store the product for at least 48 hours at a temperature of 20 to 25°C and humidity of 50 to 60%.
- · When soldering TCP, the TCP wiring pattern may become corroded if unreacted halogen remains within the flux deposited on the TCP. Therefore, avoid applying flux to areas other than the part to be soldered, and ensure that no solvent remains in the flux after mounting.
- Avoid using flux containing highly concentrated.

8180798 0027716 291



Item	Inspection standards	Remarks
Exposure of the inner leads and device holes	·Faulty if the chip or inner leads are completely exposed.	Resin
2. Air bubbles	Faulty if the device holes are not completely filled with resin. Faulty if there are air bubbles extending as far as the surface of the chip.	Chip Faulty MAX9.45: MAX9.45 MAX1.35
3. Seal resin area	• Faulty if there are air bubbles at the inner leads. • Faulty if the area of the seal resin area exceeds the specifications.	MAX0.95 Seal resin area Upperside: 18.9×2.3mmMAX
4. Seal resin thickness	Faulty if the thickness of the device exceeds the specifications.	Underside: 18.9×2.3 mmMAX Upperside: 0.15 mmMAX Underside: 0.75 mmMAX
5. Adherence of resin or foreign matter except the seal resin area.	Faulty if any deposits of foreign matter or resin is allowed to bridge the conductor pattern gaps. However, deposits of foreign matter or resin which can be removed easily can be ignored.	Total thickness:1.0 mmMAX
6. Underside of the chip	Faulty if there are any cracks in the chip. Faulty if there is any chipping in the underside of the chip that is lager than one-half the thickness of the chip. Faulty if adherence of the resin to the underside of the chip that causes the thickness of the devices exceed the specifications.	
7. Scratches, cracks and chipping in the tape carrier	 Faulty if there are any scratches exposing the substrate (chip, pattern, or inner leads) at the seal resin. Faulty if there are holes or scratches which bridge two conductor patterns at the lower part of the applied solder resist. Faulty if there are any cracks or chipping at the perforations. 	T/2MAX Faulty Creased
8. Pattern deformation	·Faulty if the pattern overhanging the slits is markedly deformed	
9. Discoloration	• Faulty if the tin plating is markedly discolored. • Faulty if the cover coating is markedly • discolored.	Faulty W.
10. Markings	·Faulty if the markings are illegible.	1/2W "
I I. Missing parts of output leads	•Faulty if the width of the output lead is reduced to less than one-half of the standard. •Faulty if copper foil remnants reduce the clearance between the output leads to less than two-thirds of	Pattern
12. Other	the standards. Faulty if there is any warping, twisting, bending, etc., of the tape that would impair use. Faulty if there are no indication holes at the non-effective indication holes.	Pattern/

■ 8180798 0027717 128 **■**



J. Kidaguchi

IC FUKUYAMA GROUP

CHECK

ANTI-STATIC

MATERIAL TREATED PLASTIC MATERIAL CARDBOARD



