							I	REVISI	IONS										
LTR					DESCR	IPTIO	N					DA	ATE (Y	R-MO-I	DA)		APPR	OVED	
D	Add vendor CAGE F8859. Add device class V criteria. Er throughout jak							a. Edi	litorial changes 99-11-05				Monica L. Poelking						
E	Correct data limits in paragraph 1.3 and I <sub>IN</sub> test conditions outline X. Add table III, delta limits. Editorial changes thro								n table ighout.	I. Add - jak	case		00-0	)6-21		Moni	ica L. P	oelking	
F	Correct table II. Update boilerplate to MIL-PRF-38535 req								iremen	ts. – ja	k		02-0	)2-08		Thor	nas M.	Hess	
CURREN	CURRENT CAGE CODE 67268																		
REV																			
SHEET																			
REV	F	F																	
SHEET	15	16																	
REV STATUS			REV	/		F	F	F	F	F	F	F	F	F	F	F	F	F	F
OF SHEETS			SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A			PRE	PARE	D BY Greg A	. Pitz			DEFENSE SUPPLY CENTER COLUMBUS										
STANDARD MICROCIRCUIT DRAWING			CHE	CHECKED BY D. A. DiCenzo											HIO cc.dla		5		
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS				APPROVED BY Robert P. Evans				MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, OCTAL TRANSPARENT D-TYPE LATCHES WITH THREE- STATE OUTPUTS, MONOLITHIC SILICON					ΓAL						
AND AGEN DEPARTMEN	DRA	WING	APPR( 84-1	OVAL [ 0-17	DATE					·									
AM	SC N/A	N Contraction of the second se	REV	ISION	LEVEL	F				ZE <b>A</b>		GE CC				84	072		
									SHE			1493	J						
												1	OF	16					

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

## 1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. The PIN is as shown in the following examples. 84072 01 Case outline Lead finish Drawing number Device type (see 1.2.5) (see 1.2.2) (see 1.2.4) For device class V: 5962 84072 01 Federal RHA Device Device Case Lead stock class designator class outline finish type (see 1.2.2) designator (see 1.2.4) designator (see 1.2.1) (see 1.2.5) (see 1.2.3) Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54HC373 Octal transparent D-type latches with three-state outputs 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device. Device class Device requirements documentation Μ Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and gualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: **Outline letter Descriptive designator Terminals** Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line S GDFP2-F20 or CDFP3-F20 20 Flat pack Х See figure 1 20 Flat pack 2 CQCC1-N20 Square leadless chip carrier 20 SIZE **STANDARD** 84072 Α **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 F 2

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V <sub>CC</sub> )	-0.5 V dc to +7.0 V dc
DC input voltage range $(V_{IN})$	
DC output voltage range (V <sub>OUT</sub> )	
Input clamp current (I <sub>IK</sub> ) (V <sub>IN</sub> < 0.0 or V <sub>IN</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current (I <sub>OK</sub> ) (V <sub>OUT</sub> < 0.0 or V <sub>OUT</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current (I <sub>OUT</sub> ) (V <sub>OUT</sub> = 0.0 to V <sub>CC</sub> )	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Maximum power dissipation (P <sub>D</sub> ):	
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case $(\theta_{JC})$	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C <u>5</u> /
A Recommended operating conditions 2/2/	

## 1.4 <u>Recommended operating conditions</u>. 2/ 3/

Supply voltage range (V <sub>CC</sub> )	+2.0 V dc to +6.0 V dc
Case operating temperature range (T <sub>c</sub> )	55°C to +125°C
Input rise or fall time $t_r, t_f$ :	
VCC = 2.0 V	0 to 1.000 ns
VCC = 4.5 V	0 to 500 ns
VCC = 6.0 V	0 to 400 ns
Minimum setup time, data before LE $\downarrow$ (t <sub>s</sub> ):	
$T_{\rm C} = +25^{\circ}{\rm C}$ :	
V <sub>CC</sub> = 2.0 V	100 ns
$V_{CC} = 4.5 V$	20 ns
$V_{CC} = 6.0 \text{ V}$	17 ns
T <sub>C</sub> = -55°C to +125°C:	
$V_{CC} = 2.0 V$	150 ns
$V_{CC} = 4.5 V$	30 ns
$V_{\rm CC} = 6.0 \ V$	26 ns

<u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Unless otherwise noted, all voltages are referenced to GND.

<u>2/</u> <u>3</u>/ The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

For  $T_C = +100^{\circ}C$  to  $+125^{\circ}C$ , derate linearly at 12 mW/°C. <u>4</u>/

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in <u>5</u>/ accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	3

Minimum hold time, data after $LE\downarrow$ (t <sub>h</sub> ):	
$T_{c} = +25^{\circ}C$ : $V_{cc} = 2.0 \text{ V}$	ne
$V_{\rm CC} = 4.5 \text{ V}$	ns
$V_{\rm CC} = 6.0 \text{ V}$	ns
$T_c = -55^{\circ}C$ to +125°C:	
$V_{CC} = 2.0 \text{ V}$	ns
V <sub>CC</sub> = 4.5 V	ns
$V_{CC} = 4.5 \text{ V}$	ns
Minimum pulse width LE high (t <sub>w</sub> ):	
$T_{\rm C} = +25^{\circ}{\rm C}$ :	
V <sub>CC</sub> = 2.0 V	) ns
V <sub>CC</sub> = 4.5 V	ns
V <sub>CC</sub> = 6.0 V	ns
$T_{\rm C} = -55^{\circ}{\rm C}$ to +125°C:	
$V_{\rm CC} = 2.0 \ V_{\rm cc} = 150$	
$V_{CC} = 4.5 V$	
V <sub>CC</sub> = 6.0 V	ns

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### SPECIFICATION

#### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## STANDARDS

#### DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

#### HANDBOOKS

## DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	4

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified in figure 5.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

# STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

**REVISION LEVEL** 

F

84072

Test	Symbol	Test condit -55°C $\leq$ T <sub>C</sub> $\leq$	Group A subgroups		imits	Unit	
		unless otherwis		Min	Max	.,	
High level output voltage	V <sub>OH</sub>	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -20 \ \mu A$	V <sub>CC</sub> = 2.0		1.9		V
		10h - 20 m t	$V_{\rm CC} = 4.5$	5 V	4.4		
			V <sub>CC</sub> = 6.0	) V	5.9		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	$V_{CC} = 4.5$	5 V 1	3.98		
		$I_{OH} = -6.0 \text{ mA}$		2, 3	3.7		
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	$V_{\rm CC} = 6.0$		5.48		
	N/	$I_{OH} = -7.8 \text{ mA}$		2, 3	5.2		V
Low level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	$V_{\rm CC} = 2.0$	0 V 1, 2, 3		0.1	V
		I <sub>OL</sub> = +20 μA	$V_{\rm CC} = 4.5$	5 V		0.1	
			$V_{\rm CC} = 6.0$	) V		0.1	
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	$V_{CC} = 4.5$	5 V 1		0.26	
		$I_{OL} = +6.0 \text{ mA}$		2, 3		0.40	
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	$V_{\rm CC} = 6.0$	) V 1		0.26	
		I <sub>OL</sub> = +7.8 mA		2, 3		0.40	
High level input voltage	V <sub>IH</sub> <u>2</u> /		$V_{\rm CC} = 2.0$	) V 1, 2, 3	1.5		V
			$V_{\rm CC} = 4.5$	5 V	3.15		
			$V_{\rm CC} = 6.0$	) V	4.2		
Low level input voltage	V <sub>IL</sub>		V <sub>CC</sub> = 2.0	) V 1, 2, 3		0.3	V
	<u>2</u> /		$V_{\rm CC} = 4.5$	5 V		0.9	
			V <sub>CC</sub> = 6.0	) V		1.2	
Input capacitance	C <sub>IN</sub>		.4.1c	4		10.0	pF
Quiescent supply	I <sub>CC</sub>	$V_{IN} = V_{CC}$ or GND		1		8.0	μA
current		V <sub>CC</sub> = 6.0 V I <sub>OUT</sub> = 0.0 A		2, 3		160.0	
Input leakage	l <sub>iN</sub>	$V_{IN} = V_{CC}$ or GND	1		±100.0	nA	
current		V <sub>CC</sub> = 6.0 V		2, 3		±1000.0	
Three-state output Leakage current	l <sub>oz</sub>	$V_{CC} = 6.0 \text{ V}, \text{ V}_{IN} = \text{V}_{IH} \text{ or } \text{V}_{IL}$ $V_{OUT} = \text{V}_{CC} \text{ or } \text{GND}$		1		±0.5	μA
-	<u> </u>			2, 3		±10.0	
ee footnotes at end of ta			SIZE				
	TANDA	DRAWING	A			84072	
DEFENSE SUPF	LY CE	NTER COLUMBUS		REVISION LEVEL		SHEET	

	Test condition $-55^{\circ}C \le T_{C} \le +7$	Group A subgroups	Limits		Unit	
	unless otherwise			Min	Max	
C <sub>PD</sub>	See 4.4.1c		4		100.0	pF
	See 4.4.1b	1	7, 8			
t <sub>PHL1</sub> ,	$T_{\rm C} = +25^{\circ}{\rm C}$	$V_{CC} = 2.0 V$	9		150	ns
т <sub>РLН1</sub> <u>3</u> /	C∟ = 50 pF See figure 4	V <sub>CC</sub> = 4.5 V			30	
		$V_{CC} = 6.0 V$			26	
	$T_c = -55^{\circ}C$ and $+125^{\circ}C$ $C_t = 50 \text{ pF}$	V <sub>CC</sub> = 2.0 V	10, 11		225	ns
	See figure 4	$V_{CC} = 4.5 V$			45	
		V <sub>CC</sub> = 6.0 V			38	
t <sub>PHL2</sub> ,	$T_{\rm C} = +25^{\circ}{\rm C}$	$V_{CC} = 2.0 V$	9		175	ns
t <sub>PLH2</sub> <u>3</u> /	$C_L = 50 \text{ pF}$ See figure 4	V <sub>CC</sub> = 4.5 V			35	
		$V_{CC} = 6.0 V$			30	
	$T_{c} = -55^{\circ}C$ and $+125^{\circ}C$	$V_{CC} = 2.0 V$	10, 11		265	ns
	See figure 4	$V_{CC}$ = 4.5 V			53	
		$V_{CC} = 6.0 V$			45	
t <sub>PZH</sub> , t <sub>PZL</sub> <u>3</u> /	$T_{\rm C} = +25^{\circ}{\rm C}$ $C_{\rm c} = 50 {\rm pF}$	V <sub>CC</sub> = 2.0 V	9		150	ns
	See figure 4	$V_{CC} = 4.5 V$			30	
		V <sub>CC</sub> = 6.0 V			26	
	$T_{\rm C} = -55^{\circ}{\rm C}$ and $+125^{\circ}{\rm C}$	V <sub>CC</sub> = 2.0 V	10, 11		225	ns
	$C_L = 50 \text{ pr}$ See figure 4	V <sub>CC</sub> = 4.5 V			45	
		$V_{CC} = 6.0 V$			38	
table						
	tphl1, tplH1 <u>3</u> / tplH2, tplH2 <u>3</u> / tplH2 <u>3</u> /	$\frac{See 4.4.1b}{C_{L} + 25^{\circ}C}$ $\frac{T_{PLH1}}{3} \qquad \begin{array}{c} T_{C} = +25^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{C} = -55^{\circ}C \text{ and } +125^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{PHL2}}{C_{L} = 50 \text{ pF} \\ \text{See figure 4} }$ $\frac{T_{PLH2}}{2} \qquad \begin{array}{c} T_{C} = +25^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{C} = -55^{\circ}C \text{ and } +125^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{P2H}}{2} \qquad \begin{array}{c} T_{C} = +25^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{P2H}}{2} \qquad \begin{array}{c} T_{C} = +25^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{P2H}}{2} \qquad \begin{array}{c} T_{C} = +25^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$ $\frac{T_{C} = -55^{\circ}C \text{ and } +125^{\circ}C \\ C_{L} = 50 \text{ pF} \\ \text{See figure 4} \end{array}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

SIANDARD MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000** 

Α

**REVISION LEVEL** 

F

84072 SHEET

7

	Т	ABLE I. Electrical performance c	haracteristics - Co	ontinued.			
Test	Symbol	Test conditions -55°C $\leq$ T <sub>C</sub> $\leq$ +125	Group A subgroups	Lin	Unit		
		unless otherwise spe	ecified		Min	Max	
Propagation delay time, output d <u>isa</u> ble to any	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$T_{C} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$	V <sub>CC</sub> = 2.0 V	9		150	ns
output, OE to Qn	<u>3</u> /	See figure 4	V <sub>CC</sub> = 4.5 V			30	
			$V_{CC} = 6.0 V$			26	
		$T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $C_{L} = 50 \text{ pF}$	V <sub>CC</sub> = 2.0 V	10, 11		225	ns
		See figure 4	$V_{CC} = 4.5 V$			45	
			$V_{CC} = 6.0 V$			38	
Transition time, output rise and fall	t <sub>THL</sub> , t <sub>TLH</sub> <u>4</u> /	$T_{C} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$	$V_{CC} = 2.0 V$	9		60	ns
		See figure 4	$V_{CC} = 4.5 V$			12	
			$V_{CC} = 6.0 V$			10	
		$T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $C_{L} = 50 \text{ pF}$	$V_{CC} = 2.0 V$	10, 11		90	ns
		See figure 4	V <sub>CC</sub> = 4.5 V			18	
			V <sub>CC</sub> = 6.0 V			15	


For a power supply of 5 V  $\pm 10\%$ , the worst case output voltages (V\_{OH} and V\_{OL}) occur for HC at 4.5 V. Thus, the <u>1</u>/ 4.5 V values should be used when designing with this supply. Worst cases  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5$  V and 4.5 V respectively. (The  $V_{IH}$  value at 5.5 V is 3.85 V.) The worst case leakage currents ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance ( $C_{PD}$ ), typically 100 pF per latch, determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

The  $V_{IH}$  and  $V_{IL}$  tests are not required because they are used as forcing functions for  $V_{OH}$  or  $V_{OL}$ .

<u>2/</u> <u>3/</u> <u>4</u>/ AC testing at  $V_{CC} = 2.0$  V and  $V_{CC} = 6.0$  V shall be guaranteed, if not tested, to the specified limits in table I. Transition time ( $t_{TLH}$ ,  $t_{THL}$ ), if not tested, shall be guaranteed to the specified limits in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	<b>8</b>

# Case outline X



Device type 01, case outline X								
Symbol		Inches		Millimeters				
	Min	Nom	Max	Min	Nom	Max		
А	.045		.085	1.14		2.16		
b	.015		.019	0.38		0.48		
С	.003		.006	0.076		0.152		
D	.505		.515	12.83		13.08		
E	.275		.285	6.99		7.24		
е	0.045		0.055	1.14		1.40		
L	.250		.370	6.35		9.39		
Q	.010			0.25				
N		20			20			



STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	9

Device type	01
Case Outline	R, S, X, and 2
Terminal Number	Terminal Symbol
1	OE
2	Q0
3	D0
4	D1
5	Q1
6	Q2
7	D2
8	D3
9	Q3
10	GND
11	LE
12	Q4
13	D4
14	D5
15	Q5
16	Q6
17	D6
18	D7
19	Q7
20	V <sub>cc</sub>

FIGURE 2. Terminal connections.


	Inputs		Outputs
OE	LE	Dn	Qn
L	Н	Н	н
L	н	L	L
L	L	х	Q0
н	x	x	Z


H = High voltage level. L = Low voltage level. X = Irrelevant. Z = High impedance.

Q0 = The level of output before the steady-state input conditions were established.

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	10





## 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	13

C<sub>IN</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. c. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	1, 2, 3, 7, 9 <u>1</u> /	<u>1</u> / 1, 2, 3, 7, 9	<u>2/ 3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 9, 10, 11 <u>2</u> /	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

## TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1, 7 and deltas. 3/ Delta limits as specified in table III shall be required where specified and the delta limits shall be completed with reference to the zero hour electrical parameters.

Table III.	Burn-in and	operating	life test delta	parameters	(+25°C)

Parameter	Symbol	Delta Limits
Quiescent current	Icc	±120 nA
Input current low level	IIL	±20 nA
Input current high level	I <sub>IH</sub>	±20 nA
Output voltage low level $(I_{OL} = 6 \text{ mA}, V_{CC} = 4.5 \text{ V})$	V <sub>OL</sub>	±0.026 V
Output voltage high level ( $I_{OH}$ = -6 mA, $V_{CC}$ = 4.5 V)	V <sub>OH</sub>	±0.20 V

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	14

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	15

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

## 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84072
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	16

#### STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN DATE: 02-02-08

Approved sources of supply for SMD 84072 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
8407201RA	01295	SNJ54HC373J CD54HC373F3A
8407201SA	01295	SNJ54HC373W
8407201XA	F8859	54HC373K02Q
8407201XC	F8859	54HC373K01Q
84072012A	01295	SNJ54HC373FK
5962-8407201VSA	<u>3</u> /	
5962-8407201VXA	F8859	54HC373K02V
5962-8407201VXC	F8859	54HC373K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u>

Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: 6412 Highway 75 South Sherman, TX 75090-0084

F8859

STMicroelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2-FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.