

Very High-Speed Precision Sample-and-Hold Amplifiers

AD681/AD683

FEATURES

Fast Acquisition Time: 500ns max to 0.01% (AD683) 900ns max to 0.01% (AD681)

Monolithic with On-Board Hold Capacitor

Low Droop Rate: 0.01μV/μs

Low Output Noise: $35\mu V$ rms (dc to 10MHz) Industrial and Military Temperature Ranges Operation with \pm 12V or \pm 15V Supplies

APPLICATIONS

Data Acquisition Systems
Data Distribution Systems
Analog Delay and Storage
Peak Amplitude Measurements
Deglitching D/As

PRODUCT DESCRIPTION

The AD681 and AD683 are monolithic sample and hold amplifiers that set new standards in terms of speed and a curacy. They are manufactured on a complementary bipolar process which provides a medium for wideband circuitry with extremely low notice characteristics.


The AD683 has an acquisition time of the administration of the aD683 is 660mW. The AD681 has an acquisition time of 900ns and a maximum power dissipation of 240mW. All other operating features are equivalent with both having on-board hold capacitors. The AD681 and the AD683 have identical pinouts.

The performance of the AD681/AD683 makes it ideal for 12-and 14- bit data acquisition systems. The droop rate of the AD681/AD683 is typically $0.01\mu V/\mu s$. An aperture jitter of only 20ps allows full-scale frequencies up to to 1.9MHz to be sampled.

The AD681/AD683 can be configured with a user-defined feedback network to provide any desired gain in the sample mode. The output impedance is sufficiently low in the hold mode to maintain output accuracy under the dynamic loading conditions of a successive approximation A/D converter. The sample/hold control signal is compatible with TTL and CMOS.

The devices are available in "A" and "S" grades. The "A" is specified for the -40°C to +85°C industrial temperature range, and the "S" is specified for the extended -55°C to +125°C temperature range. The "S" grade is available with 883B processing. All versions are available in a 14-pin cerdip package.

AD681/AD683 FUNCTIONAL BLOCK DIAGRAM



RODUCT HIGHLIGHTS

The low droop rate $(0.01 \mu V/\mu s)$ allows long hold times without sacrificing accuracy.

- The output noise is extremely low with a typical value of 3 μV rms (to 10MHz) in the sample mode and 100μV rms (to 36MHz) in the hold mode.
- The AD681/AD683 is recommended for use with 10-, 12and 14-bit successive approximation A/D converters. It is the first choice for high-speed converters like the AD674 and the AD7572.
- The AD681/AD683 can source 35mA and has output short circuit protection.

SPECIFICATIONS (typical @ 25°C and $V_s = \pm 12V$ and $r \pm 15V$ unless otherwise specified)

SAMPLE/HOLD CHARACTERISTICS Acquisition Time (T _{min} to T _{max}) 900 900 500 500 ns max 10V Step to 0.01% 1000 1000 600 600 ns max 10V step to 0.03% 1000 1000 600 600 ns max 10V step to 0.03% 1000 1000 600 600 ns max 10V step to 0.03% 1000 1000 600 600 ns max 10V step to 0.03% 1000 1000 600 600 ns max 10V step to 0.03% 1000 1000 600 600 ns max 10V step to 0.03% 10000 10000 10000 10000 10000 10000	31 LUII IUNIIUIU (typicai@	25 Canu V _S =	± 12¥ anui ±	134 miness on	CIWISC SPECIIR	····
Acquisition Time (T _{min} to T _{max}) 10V Step to 0.01% 20V Step to 0.01% 1000 1000 600 600 600 ns max 10V step to 0.03% 1000 1000 600 600 600 ns max 10V step to 0.03% 1000 1000 600 600 600 ns max 10V step to 0.03% 1000 1000 600 600 600 ns max 10V step to 0.03% 10V step to 0.03% 1000 1000 600 600 ns max 10V step to 0.03% 10V step to 0.05 10V ste	PARAMETER	AD681A	AD681S	AD683A	AD683S	Units
10V Step to 0.01% 20V Step to 0.018% 10V Step to 0.003% Aperture Delay Aperture Delay Aperture Jitter 20 2.5	SAMPLE/HOLD CHARACTERISTICS					
10V Step to 0.01% 20V Step to 0.018% 10V Step to 0.003% Aperture Delay Aperture Delay Aperture Jitter 20 2.5		1 1	Į			
20V Step to 0.01% 1000 1000 600 600 600 ns max ns nax ns ns max ns		900	900	500	500	ns max
1000 1000 600 600 600 ns max Aperture Delay 2.5		1000	1000	600	600	ns max
Aperture Delay Aperture Jitter Droop Rate Hold Step Error Hold Mode Settling Time (to 0.01%) Feedthrough (fin = 100kHz) Feedthrough (fin = 100kHz) TRANSFER CHARACTERISTICS Open Loop Gain Unity Gain Crossover Full Power Bandwidth Lommon-Mode Rejection (V _{CM} = ± 10V) Slew Rate Overshoot Rise Time DUTPUT CHARACTERISTICS Output Current Output Resistance Hold Sample Output Noise Sample (dc to 10MHz) Hold (dc to 36MHz) ANALOG CHARACTERISTICS Offset Voltage Offset Voltage Offset Voltage Offset Voltage Toffset Voltage Toffs	•	1000	1000	600	600	ns max
Aperture Jitter	•	2.5	*	*	*	ns
Droop Rate	•	20	*	*	*	ps
Hold Step Error Hold Mode Settling Time (to 0.01%) 80		0.01	*	*	*	μV/μs
Feedthrough (fin = 100kHz)		0.5	*	*	*	mV
TRANSFER CHARACTERISTICS 140 140 160	Hold Mode Settling Time (to 0.01%)	80	*-	*	*	ns
Open Loop Gain	Feedthrough ($fin = 100kHz$)	-100	*	*	*	d B
Open Loop Gain	TRANSFER CHARACTERISTICS					
Unity Gain Crossover Full Power Bandwidth 1.6		140	*	*	 *	dB
Full Power Bandwidth Common-Mode Rejection $(V_{CM} = \pm 10V)^1$ 100		10	*	*	* ·	MHz
Common-Mode Rejection $(V_{CM} = \pm 10V)^1$ 100		1.6	*	*	*	MHz
Slew Rate	Common-Mode Rejection $(V_{CM} = \pm 10V)^1$	100	*	*	*	dB
Sise Time 20		130	*	*	<u> </u> *	V/µs
Rise Time		10	*	*	*	%
Output Current Output Resistance Hold Sample Output Noise Sample (dc to $10MHz$) Hold (dc to $36MHz$) Hold (dc to		20	* 6		*	ns
Output Current Output Resistance Hold Sample Output Noise Sample (dc to $10MHz$) Hold (dc to $36MHz$) Hold (dc to	OUTPUT CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·	19.	. 1		
Output Resistance Hold Sample Output Noise Sample (dc to $10MHz$)		± 35	F 8 -	* **	CONTRACT CON	mA max
Hold Sample Output Noise Sample (dc to 10MHz) Hold (dc to 36MHz)		- (A)				
Sample Output Noise Sample (dc to 10MHz) Hold (dc to 36MHz) ANALOG CHARACTERISTICS Offset Voltage Offset Voltage Temp Coefficient Bias Current Offset Current Input Capacitance Input Resistance Input Voltage Differential DIGITAL INPUT CHARACTERISTICS (T_{min} to T_{max}) Input Voltage High, V_{H} Input Voltage Low, V_{IL} Input Current ($V_{IN} = 0V$) Input Current ($V_{IN} = 0V$) POWER SUPPLY CHARACTERISTICS Positive Supply Current (T_{min} to T_{max}) Negative Supply Current (T_{min} to T_{max}) Power Supply Rejection $V_{CC} = +12V(\pm 10\%)$ or $+15V(\pm 10\%)$ Power Consumption ($\pm V_S = \pm 15V$) PACKAGE OPTION ²		10	* * * * * * * *	* # *	*	Ω
Output Noise Sample (dc to 10MHz) 35 * * * * * * * * * * * * * * * * * * *	T Alexander	10	1 1 . Oak		 *	Ω
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			A STATE OF THE PARTY OF THE PAR	Ob.		İ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		35		*	*	μV rms
Offset Voltage Offset Voltage Temp Coefficient $ \begin{array}{ccccccccccccccccccccccccccccccccccc$		100	*	*	*	μV rms
Offset Voltage Temp Coefficient Disas Current Offset Current Offset Current Input Capacitance Input Resistance Input Voltage Differential DIGITAL INPUT CHARACTERISTICS (T_{\min} to T_{\max}) Input Voltage High, V_{IH} Input Voltage Low, V_{IL} Input Voltage Low, V_{IL} Input Current ($V_{IN} = 0V$) Input Current ($V_{IN} = 5V$) POWER SUPPLY CHARACTERISTICS Positive Supply Current (T_{\min} to T_{\max}) Negative Supply Current (T_{\min} to T_{\max}) Power Supply Rejection $V_{CC} = +12V(\pm 10\%)$ or $-15V(\pm 10\%)$ Power Consumption ($\pm V_{S} = \pm 15V$) PACKAGE OPTION ²	ANALOG CHARACTERISTICS ANALOG CHARACTERISTICS				ĺ .	
Bias Current 700 * * * * * * * nA Offset Current Input Capacitance Input Capacitance Input Resistance Input Voltage Differential ± 20 * * * * * * * ± 20 * * * * * * ± 20 * * * * * * ± 20 * * * * * * * ± 20 * * * * * * * ± 20 * * * * * * * ± 20 * * * * * * * * ± 20 * * * * * * * * ± 20 * * * * * * * * * ± 20 * * * * * * * * * * * * * * * * * * *	Offset Voltage	11	# #	*	*	
Offset Current Offset Current Input Capacitance Input Resistance Input Resistance Input Voltage Differential DIGITAL INPUT CHARACTERISTICS $(T_{min} \text{ to } T_{max})$ Input Voltage High, V_{IH} Input Voltage Low, V_{IL} Input Current $(V_{IN} = 0V)$ Input Current $(V_{IN} = 5V)$ POWER SUPPLY CHARACTERISTICS Positive Supply Current $(T_{min} \text{ to } T_{max})$ Power Supply Rejection $V_{CC} = +12V(\pm 10\%) \text{ or } +15V(\pm 10\%)$ Power Consumption $(\pm V_S = \pm 15V)$ PACKAGE OPTION ² * * * * * * * * * * * * * * * * * * *		1	*	*	*	•
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Bias Current	700	*	*	*	
Input Resistance Input Voltage Differential $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Offset Current	35	*	*	*	
The put Voltage Differential	Input Capacitance	3	 *	*	*	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Resistance	10	*	*	*	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Voltage Differential	± 20	*	*	*	V max
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DIGITAL INPUT CHARACTERISTICS					
Input Voltage Low, V _{IL} Input Voltage Low, V _{IL} Input Current (V _{IN} = 0V) Input Current (V _{IN} = 5V) POWER SUPPLY CHARACTERISTICS Positive Supply Current (T _{min} to T _{max}) Negative Supply Current (T _{min} to T _{max}) Power Supply Rejection $V_{CC} = +12V(\pm 10\%) \text{ or } +15V(\pm 10\%)$ $V_{EE} = -12V(\pm 10\%) \text{ or } -15V(\pm 10\%)$ Power Consumption (\pm V _S = \pm 15V) PACKAGE OPTION ² * * * * * * * * * * * * * * * * * * *	$(T_{min} \text{ to } T_{max})$	1				
Input Current ($V_{IN} = 0V$)	Input Voltage High, VIH		*	*	*	
Input Current ($V_{IN} = 5V$) 1	Input Voltage Low, VIL	0.8	*	★	*	1
POWER SUPPLY CHARACTERISTICS Positive Supply Current (T_{min} to T_{max}) 9 10 24 27 mA max Negative Supply Current (T_{min} to T_{max}) 9 10 24 27 mA max Power Supply Rejection $V_{CC} = +12V(\pm 10\%)$ or $+15V(\pm 10\%)$ 100 \star \star \star dB dB Power Consumption ($\pm V_S = \pm 15V$) 270 300 720 810 mW max PACKAGE OPTION ²	Input Current $(V_{IN} = 0V)$	25	*	*	*	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input Current $(V_{IN} = 5V)$	1	*	*	*	μA max
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	POWER SUPPLY CHARACTERISTICS					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		9	10	24	27	mA max
Power Supply Rejection $V_{CC} = +12V (\pm 10\%) \text{ or } +15V (\pm 10\%)$ 100 \star \star \star \star dB \star \star dB \star \star \star dB \star \star \star \star \star dB \star		1.1	1	1	27	mA max
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1		1	!	
$V_{EE} = -12V (\pm 10\%) \text{ or } -15V (\pm 10\%)$ Power Consumption $(\pm V_S = \pm 15V)$ $PACKAGE OPTION^2$ $V_{EE} = -12V (\pm 10\%) \text{ or } -15V (\pm 10\%)$ 270 300 720 810 $mW max$	$V_{GC} = +12V(\pm 10\%) \text{ or } +15V(\pm 10\%)$	100	*	*	*	dB
Power Consumption ($\pm V_S = \pm 15V$) 270 300 720 810 mW ma PACKAGE OPTION ² ADVANCE A	$V_{\rm pp} = -12V(\pm 10\%) \text{ or } -15V(\pm 10\%)$		*	*	 *	dB
PACKAGE OPTION ²			300	720	810	mW ma
ADC0100 ADC0100 ADC0100				ļ	 	
Cerdip (Q-14) AD681AQ AD681SQ AD683SQ AD683SQ		A.D.:	ADCOLOG	ADCOLLO	AD(0300	
	Cerdip (Q-14)	AD681AQ	AD681SQ	ADOSSAQ	ADOSSQ	L

NOTES

6-30 SAMPLE/TRACK-HOLD AMPLIFIERS

^{*}Same as AD681A

¹Maximum input step is the minimum supply voltage being used minus

a headroom voltage of 3V

²See Section 13 for package outline information.




Figure 3. Connection Diagram, Gain = 1

DEFINITIONS OF SPECIFICATIONS

(see Figure 2)

SAMPLE-TO-HOLD-TRANSITION

Aperture Delay:

Aperture delay is the time required for the sample-and-hold amplifier to switch from sample to hold. The effect of aperture delay can be eliminated as an error source by advancing the hold command with respect to the input signal.

Aperture Jitter:

Aperture jitter is the variation in aperture delay for successive samples. The error which results from this variation is directly related to the dV/dT of the analog input.

In a system where a time-varying signal is being digitized, the maximum signal frequency can be calculated from the jitter and the resolution of the N-bit converter being used. The formula is:

$$F_{max} = \frac{2^{-(N+1)}}{\pi(aperture\ jitter)}$$

Using this formula, we can derive the maximum input fraction of the AD681/AD683 in an application using a 12 converter with a 10V full scale and a maximum error of 17 SR.

$$F_{\text{max}} = \frac{2^{-(12+1)}}{\pi (20 \text{ ps})} = 1.94 \text{MHz}.$$

Hold Step Error:

Hold step error is an output shift or step used by charinjection into the hold capacitor as the device is switched from sample to hold. This error is also referred to as "sampleto-hold offset" or "pedestal."

HOLD MODE

Droop Rate:

Droop rate is the constant drift of the output per unit of time. It is the direct result of leakage from the hold capacitor. The main contributors to the droop rate are switch leakage and the bias current of the integrating amplifier.

Feedthrough:

Feedthrough is an attenuated version of the input signal which appears at the output. This error is created mainly by capacitive coupling of the switch and is particularly important when the sample and hold follows an analog multiplexer that switches among many different channels.

HOLD-TO-SAMPLE TRANSITION

Acquisition Time:

Acquisition time is the length of time which the sample-and-hole treat remain in sample mode in order for the hold canad for to acquire a full-scale input to a given accuracy. It is made up of the delay time of the switch in addition to the small signal settling time of the input amplifier.

GROUNDING

pins (analog/digital) which are not connected together within the vice. The grounds must be tied together at a single point of eliminate voltage drops between the individual component grounds and the system grounding point.

The connection in Figure 3 shows the AD681/AD683 connected in a gain of +1. Separate ground lines should be connected to the power and signal grounds (analog and digital), to eliminate the problem of voltage drops along these points. Each ground should be terminated at the system grounding point.