

## AD681/AD683

### FEATURES

**Fast Acquisition Time:** 500ns max to 0.01% (AD683)  
900ns max to 0.01% (AD681)

**Monolithic with On-Board Hold Capacitor**

**Low Droop Rate:** 0.01 $\mu$ V/ $\mu$ s

**Low Output Noise:** 35 $\mu$ V rms (dc to 10MHz)

**Industrial and Military Temperature Ranges**

**Operation with  $\pm 12$ V or  $\pm 15$ V Supplies**

### APPLICATIONS

**Data Acquisition Systems**

**Data Distribution Systems**

**Analog Delay and Storage**

**Peak Amplitude Measurements**

**Degitching D/As**

### PRODUCT DESCRIPTION

The AD681 and AD683 are monolithic sample-and-hold amplifiers that set new standards in terms of speed and accuracy. They are manufactured on a complementary bipolar process which provides a medium for wideband circuitry with extremely low noise characteristics.


The AD683 has an acquisition time of 500ns maximum to 0.01% for a 10V step. The maximum power dissipation of the AD683 is 660mW. The AD681 has an acquisition time of 900ns and a maximum power dissipation of 240mW. All other operating features are equivalent with both having on-board hold capacitors. The AD681 and the AD683 have identical pinouts.

The performance of the AD681/AD683 makes it ideal for 12- and 14-bit data acquisition systems. The droop rate of the AD681/AD683 is typically 0.01 $\mu$ V/ $\mu$ s. An aperture jitter of only 20ps allows full-scale frequencies up to 1.9MHz to be sampled.

The AD681/AD683 can be configured with a user-defined feedback network to provide any desired gain in the sample mode. The output impedance is sufficiently low in the hold mode to maintain output accuracy under the dynamic loading conditions of a successive approximation A/D converter. The sample/hold control signal is compatible with TTL and CMOS.

The devices are available in "A" and "S" grades. The "A" is specified for the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  industrial temperature range, and the "S" is specified for the extended  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range. The "S" grade is available with 883B processing. All versions are available in a 14-pin cerdip package.

### AD681/AD683 FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

1. The low droop rate (0.01 $\mu$ V/ $\mu$ s) allows long hold times without sacrificing accuracy.
2. The output noise is extremely low with a typical value of 35 $\mu$ V rms (to 10MHz) in the sample mode and 100 $\mu$ V rms (to 36MHz) in the hold mode.
3. The AD681/AD683 is recommended for use with 10-, 12- and 14-bit successive approximation A/D converters. It is the first choice for high-speed converters like the AD674 and the AD7572.
4. The AD681/AD683 can source 35mA and has output short circuit protection.

# SPECIFICATIONS (typical @ 25°C and $V_S = \pm 12V$ and $\pm 15V$ unless otherwise specified)


| PARAMETER  | AD681A   | AD681S  | AD683A  | AD683S  | Units             |
|--|----------|---------|---------|---------|-------------------|
| <b>SAMPLE/HOLD CHARACTERISTICS</b>                                 |          |         |         |         |                   |
| Acquisition Time ( $T_{min}$ to $T_{max}$ )                        |          |         |         |         |                   |
| 10V Step to 0.01%  | 900      | 900     | 500     | 500     | ns max            |
| 20V Step to 0.01%  | 1000     | 1000    | 600     | 600     | ns max            |
| 10V step to 0.003%   | 1000     | 1000    | 600     | 600     | ns max            |
| Aperture Delay   | 2.5      | *       | *       | *       | ns                |
| Aperture Jitter  | 20       | *       | *       | *       | ps                |
| Droop Rate   | 0.01     | *       | *       | *       | $\mu V/\mu s$     |
| Hold Step Error  | 0.5      | *       | *       | *       | mV                |
| Hold Mode Settling Time (to 0.01%)                                 | 80       | *       | *       | *       | ns                |
| Feedthrough ( $f_{in} = 100kHz$ )                                  | -100     | *       | *       | *       | dB                |
| <b>TRANSFER CHARACTERISTICS</b>                                    |          |         |         |         |                   |
| Open Loop Gain   | 140      | *       | *       | *       | dB                |
| Unity Gain Crossover   | 10       | *       | *       | *       | MHz               |
| Full Power Bandwidth   | 1.6      | *       | *       | *       | MHz               |
| Common-Mode Rejection ( $V_{CM} = \pm 10V$ ) <sup>1</sup>          | 100      | *       | *       | *       | dB                |
| Slew Rate  | 130      | *       | *       | *       | V/ $\mu s$        |
| Overshoot  | 10       | *       | *       | *       | %                 |
| Rise Time  | 20       | *       | *       | *       | ns                |
| <b>OUTPUT CHARACTERISTICS</b>                                      |          |         |         |         |                   |
| Output Current   | $\pm 35$ |         | *       |         | mA max            |
| Output Resistance  |          |         |         |         |                   |
| Hold   | 10       | *       | *       | *       | $\Omega$          |
| Sample   | 10       | *       | *       | *       | $\Omega$          |
| Output Noise   |          |         |         |         |                   |
| Sample (dc to 10MHz)   | 35       | *       | *       | *       | $\mu V$ rms       |
| Hold (dc to 36MHz)   | 10       | *       | *       | *       | $\mu V$ rms       |
| <b>ANALOG CHARACTERISTICS</b>                                      |          |         |         |         |                   |
| Offset Voltage   | 1        |         | *       | *       | mV                |
| Offset Voltage Temp Coefficient                                    | 1        |         | *       | *       | $\mu V/^{\circ}C$ |
| Bias Current   | 700      | *       | *       | *       | nA                |
| Offset Current   | 35       | *       | *       | *       | nA                |
| Input Capacitance  | 3        | *       | *       | *       | pF                |
| Input Resistance   | 10       | *       | *       | *       | M $\Omega$        |
| Input Voltage Differential   | $\pm 20$ | *       | *       | *       | V max             |
| <b>DIGITAL INPUT CHARACTERISTICS</b><br>( $T_{min}$ to $T_{max}$ ) |          |         |         |         |                   |
| Input Voltage High, $V_{IH}$                                       | 2.0      | *       | *       | *       | V min             |
| Input Voltage Low, $V_{IL}$  | 0.8      | *       | *       | *       | V max             |
| Input Current ( $V_{IN} = 0V$ )                                    | 25       | *       | *       | *       | $\mu A$ max       |
| Input Current ( $V_{IN} = 5V$ )                                    | 1        | *       | *       | *       | $\mu A$ max       |
| <b>POWER SUPPLY CHARACTERISTICS</b>                                |          |         |         |         |                   |
| Positive Supply Current ( $T_{min}$ to $T_{max}$ )                 | 9        | 10      | 24      | 27      | mA max            |
| Negative Supply Current ( $T_{min}$ to $T_{max}$ )                 | 9        | 10      | 24      | 27      | mA max            |
| Power Supply Rejection   |          |         |         |         |                   |
| $V_{CC} = +12V (\pm 10\%)$ or $+15V (\pm 10\%)$                    | 100      | *       | *       | *       | dB                |
| $V_{EE} = -12V (\pm 10\%)$ or $-15V (\pm 10\%)$                    | 100      | *       | *       | *       | dB                |
| Power Consumption ( $\pm V_S = \pm 15V$ )                          | 270      | 300     | 720     | 810     | mW max            |
| <b>PACKAGE OPTION<sup>2</sup></b>                                  |          |         |         |         |                   |
| Cerdip (Q-14)  | AD681AQ  | AD681SQ | AD683AQ | AD683SQ |                   |

## NOTES

\*Same as AD681A

<sup>1</sup>Maximum input step is the minimum supply voltage being used minus a headroom voltage of 3V

<sup>2</sup>See Section 13 for package outline information.



**Figure 2. Sample/Hold Characteristics**

|                                 |                                   |
|---------------------------------|-----------------------------------|
| Supplies ( $V_{CC}, V_{EE}$ )   | $\pm 18V$                         |
| Analog Inputs                   | $\pm V_S$                         |
| Logic Input                     | $\pm V_S$                         |
| Analog Common to Digital Common | $\pm 1V$                          |
| Storage Temperature             | $-65^{\circ}C$ to $+150^{\circ}C$ |
| Lead Temperature (Soldering)    | $+300^{\circ}C$                   |
| Output Short Circuit to Ground  | Indefinite                        |
| Power Dissipation               | 960mW                             |

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied.




Figure 3. Connection Diagram, Gain = 1

## DEFINITIONS OF SPECIFICATIONS

(see Figure 2)

### SAMPLE-TO-HOLD-TRANSITION

#### Aperture Delay:

Aperture delay is the time required for the sample-and-hold amplifier to switch from sample to hold. The effect of aperture delay can be eliminated as an error source by advancing the hold command with respect to the input signal.

#### Aperture Jitter:

Aperture jitter is the variation in aperture delay for successive samples. The error which results from this variation is directly related to the  $dV/dT$  of the analog input.

In a system where a time-varying signal is being digitized, the maximum signal frequency can be calculated from the jitter and the resolution of the N-bit converter being used. The formula is:

$$F_{\max} = \frac{2^{-(N+1)}}{\pi(\text{aperture jitter})}$$

Using this formula, we can derive the maximum input frequency of the AD681/AD683 in an application using a 12-bit ADC converter with a 10V full scale and a maximum error of 1/2LSB:

$$F_{\max} = \frac{2^{-(12+1)}}{\pi (20 \text{ ps})} = 1.9 \text{ MHz}$$

#### Hold Step Error:

Hold step error is an output shift or step caused by charge injection into the hold capacitor as the device is switched from sample to hold. This error is also referred to as "sample-to-hold offset" or "pedestal."

### HOLD MODE

#### Droop Rate:

Droop rate is the constant drift of the output per unit of time. It is the direct result of leakage from the hold capacitor. The main contributors to the droop rate are switch leakage and the bias current of the integrating amplifier.

#### Feedthrough:

Feedthrough is an attenuated version of the input signal which appears at the output. This error is created mainly by capacitive coupling of the switch and is particularly important when the sample and hold follows an analog multiplexer that switches among many different channels.

### HOLD-TO-SAMPLE TRANSITION

#### Acquisition Time:

Acquisition time is the length of time which the sample-and-hold must remain in sample mode in order for the hold capacitor to acquire a full-scale input to a given accuracy. It is made up of the delay time of the switch in addition to the small signal settling time of the input amplifier.

### GROUNING

Data acquisition components often have two or more ground pins (analog/digital) which are not connected together within the device. The grounds must be tied together at a single point to eliminate voltage drops between the individual component grounds and the system grounding point.

The connection in Figure 3 shows the AD681/AD683 connected in a gain of +1. Separate ground lines should be connected to the power and signal grounds (analog and digital), to eliminate the problem of voltage drops along these points. Each ground should be terminated at the system grounding point.