# 32-Channel Serial to Parallel Converter With Open Drain Outputs

#### **Features**


- Processed with HVCMOS® technology
- Sink current minimum 100mA
- Shift register speed 8.0MHz
- Polarity and Blanking inputs
- CMOS compatible inputs
- Forward and reverse shifting options
- Diode to VPP allows efficient power recovery

#### **General Description**

The HV5530 is a low-voltage serial to high-voltage parallel converter with open drain outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

This device consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the high to low transition of the clock. The HV5530 shifts in the counter clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the  $\overline{\text{LE}}$  (latch enable),  $\overline{\text{BL}}$  (blanking), or the  $\overline{\text{POL}}$  (polarity) inputs. Transfer of data from the shift register to the latch occurs when the  $\overline{\text{LE}}$  (latch enable) input is high. The data in the latch is stored when  $\overline{\text{LE}}$  is low.

#### **Functional Block Diagram**



#### **Ordering Information**

	Package Options							
Device	44-Lead Quad Plastic Gullwing 10.00x10.00mm body 2.45mm height (max) 0.80mm pitch	44-Lead Quad Plastic Chip Carrier .690x.690in body .180in height (max) .050in pitch						
HV5530	HV5530PG-G	HV5530PJ-G						





#### **Absolute Maximum Ratings**

Parameter	Value
Supply voltage, V <sub>DD</sub> <sup>1</sup>	-0.5V to +15V
Output voltage, V <sub>PP</sub> <sup>1</sup>	-0.5V to +315V
Logic input levels <sup>1</sup>	-0.5V to V <sub>DD</sub> +0.5V
Ground current <sup>2</sup>	1.5A
Continuous total power dissipation <sup>3</sup>	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature⁴	260°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device

#### Notes:

- All voltages are referenced to  $\rm V_{\rm ss}$  Duty cycle is limited by the total power dissipated in the package
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C
- 1.6mm (1/16inch) from case for 10 seconds

#### **Recommended Operating Conditions**


Sym	Parameter	Min	Max	Units
V <sub>DD</sub>	Logic voltage supply	10.8	13.2	V
HV <sub>out</sub>	High voltage output	-0.3	+300	V
V <sub>IH</sub>	Input high voltage	V <sub>DD</sub> -2.0	$V_{_{\mathrm{DD}}}$	V
V <sub>IL</sub>	Input low voltage	0	2.0	V
f <sub>CLK</sub>	Clock frequency	-	8.0	MHz
T <sub>A</sub>	Operating free-air temperature	-40	+85	οС

#### **Power-Up Sequence**

Power-up sequence should be the following:

- Connect ground
- Apply  $V_{DD}$ 2.
- Set all inputs to a known state

#### **Pin Configurations**



#### **Product Marking**



YY = Year Sealed WW = Week Sealed L = Lot Number C = Country of Origin\*



A = Assembler ID\* \_\_ = "Green" Packaging \*May be part of top marking

#### 44-Lead PQFP (PG)

Top Marking HV5530P.I LLLLLLLLL

YY = Year Sealed WW = Week Sealed L = Lot Number

**Bottom Marking** CCCCCCCCC

C = Country of Origin\* A = Assembler ID\* \_ = "Green" Packaging

\*May be part of top marking

44-Lead PLCC (PJ)

Power-down sequence should be the reverse of the above.

<sup>-</sup>G indicates package is RoHS compliant ('Green')


## **Electrical Characteristics** (over recommended operating conditions unless otherwise noted) **DC Characteristics**

Sym	Parameter		Min	Max	Units	Conditions
I <sub>DD</sub>	V <sub>DD</sub> supply current		-	15	mA	$f_{CLK} = 8.0MHz, F_{DATA} = 4.0MHz$
I <sub>DDQ</sub>	V <sub>DD</sub> supply current (quiescent)		-	100	μA	V <sub>IN</sub> = 0V
I <sub>O(OFF)</sub>	Off state output current	-	10	μA	All outputs high, all SWS parallel	
I <sub>IH</sub>	High-level logic input current	-	1.0	μA	$V_{IH} = V_{DD}$	
I <sub>IL</sub>	Low-level logic input current	-	-1.0	μA	V <sub>IL</sub> = 0V	
V <sub>OH</sub>	High-level output data out	V <sub>DD</sub> -1.0V	-	V	I <sub>DOUT</sub> = -100μA	
V	Low lovel output voltage	HV <sub>OUT</sub>	-	15	V	I <sub>HVOUT</sub> = +100mA
V <sub>OL</sub>	Low-level output voltage	Data out	-	1.0	V	I <sub>DOUT</sub> = +100μA
V <sub>oc</sub>	HV <sub>OUT</sub> clamp voltage	-	-1.5	V	I <sub>oL</sub> = -100mA	


#### **AC Characteristics** $(V_{DD} = 12V, T_C = 25^{\circ}C)$

Sym	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency	-	8.0	MHz	
t <sub>w</sub>	Clock width, high or low	62	-	ns	
t <sub>su</sub>	Data set-up time before CLK falls	25	-	ns	
t <sub>H</sub>	Data hold time after CLK falls	10	-	ns	
t <sub>on</sub>	Turn-on time, HV <sub>OUT</sub> from enable	-	500	ns	$R_L = 2.0 K\Omega$ to $V_{PP}$ max.
t <sub>DHL</sub>	Delay time clock to data high to low	-	100	ns	C <sub>L</sub> = 15pF
t <sub>DLH</sub>	Delay time clock to data low to high	-	100	ns	C <sub>L</sub> = 15pF
t <sub>DLE</sub>	Delay time clock to LE low to high	50	-	ns	
t <sub>wle</sub>	Width of LE pulse	50	-	ns	
t <sub>SLE</sub>	LE setup time before clock falls	50	-	ns	

## **Input and Output Equivalent Circuits**



### **Switching Waveforms**



#### **Functional Table**

			Inputs			Outputs					
Function	Data	CLK	LE	BL	POL	Shift	Reg	HV O	utputs	Data Out	
	Data	CLK		DL	FOL	1	232	1	232	*	
All on	Х	Х	Х	L	L	*	**	On	OnOn	*	
All off	Х	Х	Х	L	Н	*	**	Off	OffOff	*	
Invert mode	Х	Х	L	Н	L	*	**	*	**	*	
Load S/R	H or L	<b>\</b>	L	Н	Н	H or L	**	*	**	*	
Load latches	Х	H or L	1	Н	Н	*	**	*	**	*	
Load lateries	Х	H or L	1	Н	L	*	**	*	**	*	
Transparent latch	L	<b>1</b>	Н	Н	Н	L	**	Off	**	*	
mode	Н	<b>\</b>	Н	Н	Н	Н	**	On	**	*	

#### Notes:

 $H = high \ level, \ L = low \ level, \ X = irrelevant, \ \downarrow = high-to-low \ transition, \ \uparrow = low-to-high \ transistion.$ 

<sup>\*</sup> dependent on previous stage's state before the last  $CLK \downarrow or$  last  $\overline{LE}$  high.

## 44-Lead PQFP Pin Assignment (PG)


Din #	Emotion	
Pin #	Function	Description
1	HV <sub>OUT</sub> 11	
2	HV <sub>OUT</sub> 12	
3	HV <sub>out</sub> 13	
4	HV <sub>OUT</sub> 14	
5	HV <sub>OUT</sub> 15	
6	HV <sub>OUT</sub> 16	
7	HV <sub>OUT</sub> 17	
8	HV <sub>OUT</sub> 18	
9	HV <sub>OUT</sub> 19	
10	HV <sub>OUT</sub> 20	
11	HV <sub>out</sub> 21	│ ├ High voltage outputs.
12	HV <sub>out</sub> 22	Thigh voltage outputs.
13	HV <sub>OUT</sub> 23	
14	HV <sub>OUT</sub> 24	
15	HV <sub>OUT</sub> 25	
16	HV <sub>OUT</sub> 26	
17	HV <sub>OUT</sub> 27	
18	HV <sub>OUT</sub> 28	
19	HV <sub>OUT</sub> 29	
20	HV <sub>OUT</sub> 30	
21	HV <sub>OUT</sub> 31	
22	HV <sub>OUT</sub> 32	
23	Data Out	Data output pin.
24	N/C	
25	N/C	No connect.
26	N/C	
27	POL	Inverts the polarity of the HV <sub>OUT</sub> pins
28	CLK	Clock pin, shift registers shifts data on falling edge of input clock.
29	VSS	Reference voltage, usually ground.
30	VDD	Logic supply voltage.
31	ĪĒ	Latch enable pin, data is shifted from shift register to latches on logic input high.
32	Data In	Data input pin.
33	Blanking	Blanking pin sets all HV <sub>OUT</sub> pins low or high depending upon state of polarity. See function table.
34	N/C	No connect.
35		INO CONTINUES.
36	HV <sub>OUT</sub> 1	-
	HV <sub>OUT</sub> 2	-
37	HV <sub>OUT</sub> 3	_
38	HV <sub>OUT</sub> 4	_
39	HV <sub>OUT</sub> 5	High voltage outputs.
40	HV <sub>OUT</sub> 6	
41	HV <sub>OUT</sub> 7	
42	HV <sub>out</sub> 8	
43	HV <sub>out</sub> 9	
44	HV <sub>OUT</sub> 10	


## 44-Lead PLCC Pin Assignment (PJ)


Pin#	Function	Description
1	HV <sub>оυт</sub> 16	
2	HV <sub>OUT</sub> 17	
3	HV <sub>OUT</sub> 18	
4	HV <sub>OUT</sub> 19	
5	HV <sub>OUT</sub> 20	
6	HV <sub>OUT</sub> 21	
7	HV <sub>OUT</sub> 22	
8	HV <sub>OUT</sub> 23	
9	HV <sub>OUT</sub> 24	High voltage outputs.
10	HV <sub>OUT</sub> 25	
11	HV <sub>OUT</sub> 26	
12	HV <sub>OUT</sub> 27	
13	HV <sub>OUT</sub> 28	
14	HV <sub>оит</sub> 29	
15	HV <sub>OUT</sub> 30	
16	HV <sub>OUT</sub> 31	
17	HV <sub>OUT</sub> 32	
18	Data Out	Data output pin.
19	N/C	
20	N/C	No connect.
21	N/C	
22	POL	Inverts the polarity of the HV <sub>OUT</sub> pins
23	CLK	Clock pin, shift registers shifts data on falling edge of input clock.
24	VSS	Reference voltage, usually ground.
25	VDD	Logic supply voltage.
26	LE	Latch enable pin, data is shifted from shift register to latches on logic input high.
27	Data In	Data input pin.
28	Blanking	Blanking pin sets all $HV_{\text{OUT}}$ pins low or high depending upon state of polarity. See function table.
29	N/C	No connect.
30	HV <sub>out</sub> 1	
31	HV <sub>OUT</sub> 2	
32	HV <sub>OUT</sub> 3	
33	HV <sub>OUT</sub> 4	
34	HV <sub>out</sub> 5	
35	HV <sub>out</sub> 6	
36	HV <sub>OUT</sub> 7	
37	HV <sub>OUT</sub> 8	High voltage outputs.
38	HV <sub>OUT</sub> 9	
39	HV <sub>OUT</sub> 10	
40	HV <sub>out</sub> 11	
41	HV <sub>OUT</sub> 12	
42	HV <sub>OUT</sub> 13	
43	HV <sub>OUT</sub> 14	
44	HV <sub>OUT</sub> 15	

## 44-Lead PQFP Package Outline (PG)

#### 10.00x10.00mm body, 2.35mm height (max), 0.80mm pitch







#### Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ
	MIN	1.95*	0.00	1.95	0.30	13.65*	9.80*	13.65*	9.80*		0.73			<b>0</b> °
Dimension (mm)	NOM	-	-	2.00	-	13.90	10.00	13.90	10.00	0.80 BSC 0.88	X	0.25 BSC	3.5°	
	MAX	2.35	0.25	2.10	0.45	14.15*	10.20*	14.15*	10.20*		1.03			<b>7</b> °

JEDEC Registration MO-112, Variation AA-2, Issue B, Sep. 1995.


\* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings not to scale.

Supertex Doc. #: DSPD-44PQFPPG, Version B101708.

## 44-Lead PLCC Package Outline (PJ)

.653x.653in body, .180in height (max), .050in pitch



#### Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- Actual shape of this feature may vary.

Symb	ool	Α	A1	A2	b	b1	D	D1	E	E1	е
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650	
	NOM	.172	.105	-	-	-	.690	.653	.690	.653	.050 BSC
	MAX	.180	.120	.083	.021	.036 <sup>†</sup>	.695	.656	.695	.656	

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension is a non-JEDEC dimension.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version D092408.

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

