

# SED1796D0B

## TFT LCD Driver

### ■ DESCRIPTION

The gate driver IC SED1796 is designed to drive an SVGA and XGA display TFT-LCD panel and enables capacity combining drive and punch-through voltage compensatory drive thanks to gate output voltage control. The maximum gate output voltage amplitude is 40V, enabling negative voltage output. It also enables double ON gate drive, which outputs ON twice in the same field during "H" reverse rotation drive.


This IC has a built-in power supply circuit for the internal logic and you can select whether or not to use it. When using the circuit, no internal logic power needs to be supplied.

The bump layout of this IC is designed for COG mounting, enabling a module architecture to be narrowed.


### ■ FEATURES

- Gate output voltage level: 4 values (V1 to V4)
- Gate output voltage amplitude: 40 V (max.)
- Low voltage operation available: 2.7 V (min.)
- Output shift direction-pin selection.
- Gate output voltage can be forcibly fixed thanks to the output enable function.
- Gate output negative voltage output available thanks to the level shift circuit.
- Double ON gate drive available.
- Built-in internal logic power supply circuit.
- Package to be shipped
- Au bump chip
- This product is not designed to resist radiation or light.

## ■ BLOCK DIAGRAM



■ BUMP LAYOUT



Chip size:

1.90 mm (X) × 17.30 mm (Y)

Chip thickness (reference):

0.625 mm (t)

Bump size:

80.0 μm (X) × 100.0 μm (Y) (Nos. 1 to 39)

80.0 μm (X) × 69.6 μm (Y) (Nos. 40 to 201)

Bump height (reference):

12.0 μm (typical)

Alignment symbol position:

A = φ100 μm (764.0, 8460.0) and (764.0, -8460.0)

B = φ50 μm (784.0, 8050.0) and (784.0, -8050.0)

## ■ ABSOLUTE MAXIMUM RATINGS (V<sub>SS</sub> = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>CC</sub>	-0.3 to +7.0	V
Supply voltage (2)	V <sub>DDH</sub>	-0.3 to +45.0	V
Supply voltage (3)	V <sub>EE</sub>	-23.0 to +0.3	V
Supply voltage (4)	V <sub>L</sub>	V <sub>EE</sub> -0.3 to V <sub>EE</sub> +7.0	V
Supply voltage (5)	V <sub>DDH</sub> - V <sub>EE</sub>	-0.3 to +45.0	V
Supply voltage (6)	V <sub>1</sub>	-0.3 to V <sub>DDH</sub> + 0.3	V
Supply voltage (7)	V <sub>2</sub> , V <sub>3</sub> , V <sub>4</sub>	V <sub>EE</sub> -0.3 to V <sub>DDH</sub> +0.3	V
Supply voltage (8)	V <sub>1</sub> - V <sub>4</sub>	-0.3 to +45.0	V
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Input current	I <sub>IN</sub>	±10	mA
Output current	I <sub>O</sub>	±10	mA
Ambient operating temperature	T <sub>a</sub>	-25 to +85	°C
Storing temperature	T <sub>stg2</sub>	-55 to +125	°C

### Notes

1. All voltages refer to V<sub>SS</sub> unless otherwise specified.
2. The element may permanently break if used outside the absolute maximum ratings shown above. The element reliability may disadvantageously be affected if it is exposed to the absolute maximum rating conditions for a long time.
3. For voltages V<sub>DDH</sub>, V<sub>EE</sub>, V<sub>CC</sub>, V<sub>SS</sub> and V<sub>L</sub>, be sure to keep the condition of "V<sub>EE</sub> ≤ V<sub>L</sub> ≤ V<sub>SS</sub> ≤ V<sub>CC</sub> ≤ V<sub>DDH</sub>". For voltages V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>, also be sure to keep the conditions of "V<sub>EE</sub> ≤ V<sub>4</sub>", "V<sub>1</sub> ≤ V<sub>DDH</sub>" and "V<sub>4</sub> ≤ V<sub>2</sub>, V<sub>3</sub> ≤ V<sub>1</sub>".
4. Never float the logic system power supply while the high-voltage logic and gate output power supplies are turned on or allow V<sub>CC</sub> to go under 2.6 V, otherwise, the IC reliability may disadvantageously be affected.



## ■ RECOMMENDED OPERATING CONDITIONS (V<sub>SS</sub> = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>CC</sub>	+2.7 to +5.5	V
Supply voltage (2)	V <sub>DDH</sub>	+10.0 to +30.0	V
Supply voltage (3)	V <sub>EE</sub>	-20.0 to +5.0	V
Supply voltage (4)	V <sub>L</sub>	-16.0 to +0.5	V
Supply voltage (5)	V <sub>DDH</sub> - V <sub>EE</sub>	+15.0 to +40.0	V
Supply voltage (6)	V <sub>1</sub>	+8.0 to +30.0	V
Supply voltage (7)	V <sub>2</sub>	-20.0 to +10.0	V
Supply voltage (8)	V <sub>3</sub>	-20.0 to +20.0	V
Supply voltage (9)	V <sub>4</sub>	-20.0 to +10.0	V
Supply voltage (10)	V <sub>1</sub> - V <sub>4</sub>	+8.0 to +40.0	V
Operating frequency	f <sub>CPV</sub>	DC to 200	kHz

### Notes

1. IC operation is guaranteed within the recommended operating condition range.
2. Insert a bypass capacitor for noiseproof measures near the power supply pin.
3. Unless swinging the V<sub>1</sub> supply voltage, make the electric potential the same as that of V<sub>DDH</sub>.
4. When swinging the V<sub>1</sub> supply voltage, the guaranteed output resistance, rise and fall time ratings will differ.
5. When the output voltage during an output fixed period is 1 level only, make the V<sub>2</sub> electric potential the same as that of V<sub>4</sub> and fix FR at either the V<sub>CC</sub> or V<sub>SS</sub> level.
6. V<sub>EE</sub> + 4.0 (V) ≤ V<sub>L</sub> ≤ V<sub>EE</sub> + 5.5 (V)

The recommended operating voltage is based on the combination of the high-dielectric strength logic system power supply conditions and the logic system power supply conditions (the hatched portion in the figure below). For the internal logic power supply, keep the condition of “ $V_{EE} + 4.0 \text{ (V)} \leq V_L \leq V_{EE} + 5.5 \text{ (V)}$ ”.



## ■ ELECTRICAL CHARACTERISTICS UNDER THE RECOMMENDED OPERATING RANGE

### ● DC Characteristics

( $T_a = -25$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3$  V,  $V_{SS} = 0$  V,  $V_{DDH} = 30$  V,  $V_{EE} = -10$  V,  $V_L = -5$  V)

Parameter	Symbol	Condition	Rating			Units	Pin used
			Min.	Typ.	Max.		
"L" input voltage	$V_{IL}$	—	$V_{SS}$	—	$V_{SS} + 0.2 \times (V_{CC} - V_{SS})$	V	All input pins
"H" input voltage	$V_{IH}$	—	$V_{SS} + 0.8 \times (V_{CC} - V_{SS})$	—	$V_{CC}$	V	All input pins
"L" output voltage	$V_{OL}$	$I_{OL} = 40 \mu\text{A}$	$V_{SS}$	—	$V_{SS} + 0.4$	V	DIO1, DIO2
"H" output voltage	$V_{OH}$	$I_{OH} = 40 \mu\text{A}$	$V_{CC} - 0.4$	—	$V_{CC}$	V	DIO1, DIO2
Output resistance	$R_{ON}$	$\Delta V_1 = 0.5$ V $V_1 = 30$ V, $V_2 = 10$ V, $V_3 = 0$ V, $V_4 = -10$ V	—	0.73	1.47	k $\Omega$	O1 to O154
Input leakage current	$I_{LI}$		-1.0	—	+1.0	$\mu\text{A}$	All input pins
Input capacity	$C_{IN}$	$T_a = 25^\circ\text{C}$	—	—	15	pF	All input pins
Static current consumption (1)	$I_{CS}$	—	—	(80)	250	$\mu\text{A}$	$V_{CC}$
Static current consumption (2)	$I_{DS}$	—	—	(45)	100	$\mu\text{A}$	$V_{DDHL}$ , $V_{DDHR}$
Dynamic current consumption (1)	$I_{CC}$	*1	—	(150)	300	$\mu\text{A}$	$V_{CC}$
Dynamic current consumption (2)	$I_L$		—	(30)	60	$\mu\text{A}$	$V_L$
Dynamic current consumption (3)	$I_{DDH}$		—	(75)	140	$\mu\text{A}$	$V_{DDHL}$ , $V_{DDHR}$

\*1: SVGA display, 150 outputs,  $f_{DIO} = 65$  Hz,  $f_{CPV} = f_{\overline{OE}} = 40$  kHz, output pin unloaded, double gate output

### ● AC Characteristics

#### • Input Timing Characteristics

( $T_a = -25$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3$  V,  $V_{SS} = 0$  V,  $V_{DDH} = 30$  V,  $V_{EE} = -10$  V,  $V_L = -5$  V)

Parameter	Symbol	Condition	Min.	Max.	Unit
CPV cycle	$t_{CPV}$	—	5.0	—	$\mu\text{s}$
CPV high-level pulse width	$t_{CPVH}$	—	1.0	—	$\mu\text{s}$
CPV low-level pulse width	$t_{CPVL}$	—	1.7	—	$\mu\text{s}$
Data setup time	$t_{DS}$	—	400	—	ns
Data hold time	$t_{DH}$	—	400	—	ns
$\overline{OE}$ setup time	$t_{OES}$	—	0 (*2)	*3	$\mu\text{s}$
$\overline{OE}$ hold time	$t_{OEH}$	—	0.2 (*2)	*3	$\mu\text{s}$

\*1: The input signal rise and fall times ( $t_r$  and  $t_f$ ) are specified at 30 ns or less.

\*2: The values shown above will not apply when all  $\overline{OE}$ s are set at "L".

\*3:  $t_{CPV}$  applies unless all  $\overline{OE}$ s are set at "H".


\*4: Expected output waveform may not be obtained if the output load is large and the  $\overline{OE}$  width is small.

## • Output Timing Characteristics

( $T_a = -25$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3$  V,  $V_{SS} = 0$  V,  $V_{DDH} = 30$  V,  $V_{EE} = -10$  V,  $V_L = -5$  V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
CPV to DIO output delay time	$t_{pd1}$	$C_L = 20$ pF	—	0.4	1.3	$\mu\text{s}$
	$t_{pd2}$		—	0.47	1.3	$\mu\text{s}$
CPV to On output delay time *1	$V_3 \rightarrow V_1$ $t_{pd3-1}$	$C_L = 700$ pF $V_1 = 30$ V, $V_2 = 10$ V $V_3 = 0$ V, $V_4 = -10$ V	—	0.68	1.2	$\mu\text{s}$
	$V_4 \rightarrow V_3$ $V_2 \rightarrow V_3$ $t_{pd3-2}$		—	0.6	1.2	$\mu\text{s}$
$\overline{\text{OE}}$ to On output delay time	$V_4 \rightarrow V_1$ $t_{pd4-1}$		—	0.9	1.7	$\mu\text{s}$
	$V_1 \rightarrow V_4$ $t_{pd4-2}$		—	0.54	1.0	$\mu\text{s}$
On output rise time	$V_4 \rightarrow V_1$ $V_2 \rightarrow V_1$ $t_{OR}$		—	1.44	2.2	$\mu\text{s}$
On output fall time	$V_1 \rightarrow V_2$ $V_1 \rightarrow V_4$ $t_{OF}$		—	1.2	1.8	$\mu\text{s}$

\*1: Applies when all  $\overline{\text{OE}}$ s are set at "L".



# SED1796D0B

---

## NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

IBM is registered trademark of International Business Machines Corporation, U.S.A.

© Seiko Epson Corporation 1996 All right reserved.

---

## **SEIKO EPSON CORPORATION**

### **ELECTRONIC DEVICE MARKETING DEPARTMENT**

#### **IC Marketing & Engineering Group**

421-8 Hino, Hino-shi, Tokyo 191, JAPAN

Phone: 0425-87-5816 FAX: 0425-87-5624

#### **International Marketing Department I (Europe, U.S.A.)**

421-8 Hino, Hino-shi, Tokyo 191, JAPAN

Phone: 0425-87-5812 FAX: 0425-87-5564

#### **International Marketing Department II (Asia)**

421-8 Hino, Hino-shi, Tokyo 191, JAPAN

Phone: 0425-87-5814 FAX: 0425-87-5110

Printed Feb. 1998 in Japan ®