

# Low-Power – High-Speed Octal CMOS Driver with Serial Interface

## FEATURES

- Up to  $\pm 22$  Volt Output Range
- Low Propagation Delays ( $< 200$  ns)
- Any combination of 8 Outputs
- TTL and CMOS Compatible
- Independent Output Voltages
- ESDS Protection  $> \pm 4000$  V

## BENEFITS

- Devices Can Be Chained For System Expansion
- Master Reset To All Drivers
- Simple Interfacing
- Reduced Parts Count
- Increased Versatility

## APPLICATIONS

- Automotive and Avionics Systems
- ATE
- Serial Data Acquisition and Process control
- Communication Systems
- Display Drivers

## DESCRIPTION

The D470 is a CMOS driver array configured as eight power buffers for use in serial input applications. By combining high output current capability ( $I_{OPEAK} = 200$  mA) and low propagation delays ( $t_{PR} < 150$  ns) the D470 is ideally suited for driving discrete devices in automotive, ATE, and process control applications.


This device loads data serially into the input shift register with each clock pulse. The state of the shift register can be latched via LOAD (LD) at any point into an address register which holds the logic bits to control each individual driver. A RS pin resets all the latches which in turn reset the power buffers. A

serial data output terminal  $D_{OUT}$  allows chaining of power drivers for larger matrix systems. The output voltages may be made independent or equal to  $V_+$  and  $V_-$  for added flexibility.


The D470 is built on Siliconix' high voltage silicon gate process to achieve high voltage ratings and high output current capability. An epitaxial layer prevents latchup.

Packaging for the D470 consists of the 28-pin CerDIP, plastic DIP, and PLCC. Performance grades available are military, A suffix (-55 to 125°C) and industrial, D suffix (-40 to 85°C).

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM




## TRUTH TABLE

## OUTPUT STRUCTURE

$\overline{RS}$	$CLK^*$	$D_{IN}$	$D_1$	$D_n$
1		0	0	$D_{n-1}$
1		1	1	$D_{n-1}$
1		X	$D_1$	$D$ (NO CHANGE)
0	X	X	0	0

$LD^*$	$D_1$	$L_1$	$OUT_1$
	0	1	$V_{N1-2}$
	1	0	$V_{P1}$
	$D_1$	$L_1$	(NO CHANGE)



\* CLK and LD are level sensitive inputs.

## ABSOLUTE MAXIMUM RATINGS

V+ to V-	44 V
GND to V-	25 V
Digital Inputs, $V_{PX-Y}, V_{NX-Y}$ <sup>1</sup>	(V-) -2 V to (V+) +2 V or 30 mA, whichever occurs first
Continuous Current (Any Terminal)	30 mA
Current, $I_{OS}$ (Pulsed 1 ms 10% duty cycle)	200 mA
Storage Temperature (A Suffix)	-65 to 150°C
	(D Suffix) -65 to 125°C
Operating Temperature (A Suffix)	-55 to 125°C
	(D Suffix) -40 to 85°C

Power Dissipation (Package)*	
28-Pin CerDIP**	1200 mW
28-Pin Plastic***	625 mW
28-Pin PLCC****	450 mW

\* All leads welded or soldered to PC Board.

\*\* Derate 16 mW/°C above 75°C.

\*\*\* Derate 8.3 mW/°C above 75°C.

\*\*\*\* Derate 6 mW/°C above 75°C.

<sup>1</sup> Signals exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

ELECTRICAL CHARACTERISTICS <sup>a</sup>

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V+ = 15 V, V- = -15 V GND = 0 V V <sub>IN</sub> = 2.4 V, 0.8 V <sup>d</sup>	LIMITS						UNIT
			TEMP	TYP <sup>c</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	
<b>DRIVER</b>									
Output Voltage HIGH	V <sub>OH</sub>	I <sub>O</sub> = -5 mA	1,3 2		14.6 14.4		14.6 14.4		V
		I <sub>O</sub> = -30 mA	1,3 2		11 9		11 9		
Output Voltage LOW	V <sub>OL</sub>	I <sub>O</sub> = 5 mA	1,3 2			-14.6 -14.4		-14.6 -14.4	mA
		I <sub>O</sub> = 30 mA	1,3 2			-11 -9		-11 -9	
Output Source Current	I <sub>OS+</sub>	V <sub>O</sub> = -15 V Pulsed	1,3 2		200 150		200 150		mA
		V <sub>O</sub> = 0 V Pulsed	1,3 2		175 125		175 125		
Output Sink Current	I <sub>OS-</sub>	V <sub>O</sub> = 15 V Pulsed	1,3 2			-125 -100		-125 -100	μA
		V <sub>O</sub> = 0 V Pulsed	1,3 2			-125 -100		-125 -100	
<b>LOGIC INPUT</b>									
Input Current with V <sub>IN</sub> LOW	I <sub>IL</sub>	V <sub>IN</sub> Under Test = 0.8 V All Other = 2.4 V	1,2		-1	1	-1	1	μA
Input Current with V <sub>IN</sub> HIGH	I <sub>IH</sub>	V <sub>IN</sub> Under Test = 2.4 V All Other = 0.8 V	1,2		-1	1	-1	1	


ELECTRICAL CHARACTERISTICS <sup>a</sup>

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V <sub>+</sub> = 15 V, V <sub>-</sub> = -15 V GND = 0 V V <sub>IN</sub> = 2.4 V, 0.8 V <sup>d</sup>	LIMITS						UNIT		
			TEMP	TYP <sup>c</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	TEMP	TYP <sup>c</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	
<b>LOGIC OUTPUT</b>											
Output Voltage LOW (D <sub>OUT</sub> )	V <sub>OL</sub>	I <sub>O</sub> = 3.2 mA	1,2				0.4		0.4		V
Output Voltage HIGH (D <sub>OUT</sub> )	V <sub>OH</sub>	I <sub>O</sub> = -80 μA	1,2		2.4		2.4				
<b>DYNAMIC</b>											
Pulse Width for Logic Inputs	t <sub>LOGIC</sub>	(D <sub>IN</sub> , LD, CLK, $\overline{RS}$ )	1 2		80 150		80 150				
Propagation Delay (Rise)	t <sub>PR</sub>	V <sub>IN</sub> = LD, C <sub>L</sub> = 500 pF 50% of V <sub>IN</sub> to 50% of V <sub>O</sub>	1 2			150 200		250 200			ns
Propagation Delay (Fall)	t <sub>PF</sub>		1 2			200 250		200 250			
Data Setup Time	t <sub>DW</sub>		1,2		50		50				
<b>SUPPLY</b>											
Positive Supply Current	I <sub>+</sub>	V <sub>+</sub> = 16.5 V, V <sub>-</sub> = -16.5 V V <sub>IN</sub> = 0 or 5 V	1,2			100		100			μA
Negative Supply Current	I <sub>-</sub>		1,2		-1		-1				
Ground Current	I <sub>GND</sub>		1,2		-100		-100				

## NOTES:

- a. Refer to PROCESS OPTION FLOWCHART for additional information.  
 b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.  
 c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.  
 d. V<sub>IN</sub> = Input voltage to perform proper function.








## INPUT TIMING REQUIREMENTS



$\phi$  = for CLK and LD inputs of the same frequency  
 The recommended phase delay of LD from CLK  
 is 1/2 t<sub>LOGIC</sub> to t<sub>LOGIC</sub>

t<sub>LOGIC(MIN)</sub> : 80 ns at 25°C      V<sub>+</sub> = +15 V  
 150 ns at 125°C      V<sub>-</sub> = -15 V  
 GND = 0 V

## INPUT TIMING REQUIREMENTS (Cont'd)


SHIFT REGISTER SETUPSHIFT REGISTER HOLDADDRESS REGISTER SETUPADDRESS REGISTER ENABLE

V<sub>+</sub> = +15 V, V<sub>-</sub> = -15 V, GND = 0 V  
INPUTS ARE 0 V TO 3 V

---

**TIMING DIAGRAM**

---



S<sub>1</sub> - S<sub>8</sub> and D<sub>OUT</sub> are expected output with the drain connected high.

The sources require pull-downs of 1 kΩ .

---

**PIN DESCRIPTION**

---

**SYMBOL    DESCRIPTION**

LD	Logic LOAD DATA Input. When HIGH it loads the contents of the shift register into the octal latch.
NC	No Connection
V <sub>PX-Y</sub>	Positive power supply voltage common to buffers X and Y.
OUT <sub>X</sub>	Buffer X output
V <sub>NX-Y</sub>	Negative Power Supply Voltage, common to buffers X and Y.
V+	Positive Supply Voltage
D <sub>IN</sub>	Serial Data Input. TTL Compatible for V+ = +4.5 V up to +22 V.
CLK	Clock. The d-type master-slave flip-flops that make the shift register are updated during the positive transitions of the clock.
D <sub>OUT</sub>	Serial Data Output. TTL compatible output levels. Can be used to chain several devices.
V-	Negative Supply Voltage.
GND	Digital Ground.
RS	RESET. When LOW this input clears the contents of the shift register to an all zeroes state.