

Low-Power – High-Speed CMOS Analog Switches

FEATURES

- ± 15 V Input Range
- ON Resistance < 35 Ω
- Fast Switching Action
 $t_{ON} < 150$ ns
 $t_{OFF} < 100$ ns
- Ultra Low Power
 Requirements ($P_D < 35$ μ W)
- TTL, CMOS Compatible

BENEFITS

- Wide Dynamic Range
- Low Signal Errors and Distortion
- Break-Before-Make Switching Action
- Simple Interfacing

APPLICATIONS

- High Performance Audio and Video Switching
- Sample and Hold Circuits
- Battery Operation

DESCRIPTION


The DG400 family of monolithic analog switches were designed to provide precision, high performance switching of analog signals. Combining low power (< 35 μ W) with high speed ($t_{ON} < 150$ ns), the DG400 series is ideally suited for portable and battery powered industrial and military applications.

Built on the Siliconix proprietary high voltage silicon gate process to achieve high voltage rating and superior switch ON/OFF performance, break-before-make is guaranteed for the SPDT configurations. An epitaxial layer prevents latchup.


Each switch conducts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. ON resistance is very flat over the full ± 15 V analog range, rivaling JFET performance without the inherent dynamic range limitations.

The six devices in this series are differentiated by the type of switch action as shown in the functional block diagrams. Package options include the 16-pin plastic, CerDIP and LCC package. Performance grades include industrial, D suffix (–40 to 85°C), and military, A suffix (–55 to 125°C). Additionally, the DG403 and DG405 are available in the narrow body surface mount package, SO-16.

FUNCTIONAL BLOCK DIAGRAM, PIN CONFIGURATION AND TRUTH TABLE



Order Numbers:
CerDIP: DG405AK
DG405AK/883
Plastic: DG405DJ



Order Number:
DG405AZ

DG405


Two DPST Switches per Package

Truth Table

LOGIC	SWITCH
0	OFF
1	ON


Logic "0" $\leq$ 0.8 V

Logic "1" $\geq$ 2.4 V



Order Number:
DG405DY

FUNCTIONAL BLOCK DIAGRAM, PIN CONFIGURATION AND TRUTH TABLE (Cont'd)



Order Numbers:
CerDIP: DG400AK
DG400AK/883
Plastic: DG400DJ


DG400

One SPST Switch per Package


Truth Table

LOGIC	SWITCH
0	OFF
1	ON

Logic " 0 " $\leq$ 0.8 V
Logic " 1 " $\geq$ 2.4 V



Order Numbers:
CerDIP: DG401AK
DG401AK/883
Plastic: DG401DJ



Order Number:
DG401AZ


DG401

Two SPST Switches per Package

Truth Table

LOGIC	SWITCH
0	OFF
1	ON

Logic " 0 " $\leq$ 0.8 V
Logic " 1 " $\geq$ 2.4 V



Order Numbers:
CerDIP: DG402AK
DG402AK/883
Plastic: DG402DJ

DG402


One SPDT Switch per Package

Truth Table


LOGIC	SWITCH 1	SWITCH 2
0	OFF	ON
1	ON	OFF

Logic " 0 " $\leq$ 0.8 V
Logic " 1 " $\geq$ 2.4 V

FUNCTIONAL BLOCK DIAGRAM, PIN CONFIGURATION AND TRUTH TABLE (Cont'd)



Order Numbers:
CerDIP: DG403AK
DG403AK/883
Plastic: DG403DJ




Order Number:
DG403AZ

DG403


Two SPDT Switches per Package
Truth Table

LOGIC	SWITCH 1 SWITCH 2	SWITCH 3 SWITCH 4
0	OFF	ON
1	ON	OFF

Logic "0" $\leq$ 0.8 V
Logic "1" $\geq$ 2.4 V



Order Number:
DG403DY



Order Numbers:
CerDIP: DG404AK
DG404AK/883
Plastic: DG404DJ

DG404

One DPST Switch per Package

Truth Table

LOGIC	SWITCH
0	OFF
1	ON

Logic "0" $\leq$ 0.8 V
Logic "1" $\geq$ 2.4 V

ABSOLUTE MAXIMUM RATINGS

V+ to V-	44 V
GND to V-	25 V
VL to V-	(GND - 0.3 V) to 44 V
Digital Inputs ¹ VS, VD	(V-) -2 V to (V+ plus 2 V) or 30 mA, whichever occurs first
Current (Any Terminal) Continuous	30 mA
Current, S or D (Pulsed 1 ms 10% duty)	100 mA
Storage Temperature	(A Suffix) -65 to 150°C (D Suffix) -65 to 125°C
Operating Temperature	(A Suffix) -55 to 125°C (D Suffix) -40 to 85°C

Power Dissipation (Package) *

16-Pin Plastic DIP**	450 mW
16-Pin CerDIP***	900 mW
20-Pin LCC****	750 mW
16-Pin SO*****	600 mW

* All leads welded or soldered to PC board.

** Derate 6 mW/°C above 75°C

*** Derate 12 mW/°C above 75°C

**** Derate 10 mW/°C above 75°C

***** Derate 7.6 mW/°C above 75°C

¹ Signals on Sx, Dx or INx exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

ELECTRICAL CHARACTERISTICS ^a


PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ₊ = 15 V V ₋ = -15 V V _L = 5 V GND = 0 V V _{IN} = 2.4V, 0.8 V ^e	LIMITS						UNIT
			1=25°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
SWITCH									
Analog Signal Range ^c	V _{ANALOG}				-15	15	-15	15	V
Drain-Source ON Resistance	r _{DS(ON)}	V ₊ = 13.5 V, V ₋ = -13.5 V I _S = -10 mA, V _D = ±10 V	1 2,3	20		35 45		45 55	Ω
Delta Drain-Source ON Resistance	Δr _{DS(ON)}	V ₊ = 16.5 V, V ₋ = -16.5 V I _S = -10 mA, V _D = 5, 0, -5 V	1 2,3	3.0		3.0 5.0		3.0 5.0	
Switch OFF Leakage Current	I _{S(OFF)}	V ₊ = 16.5 V, V ₋ = -16.5 V V _D = -15.5 V, V _S = 15.5 V	1 2	-.01	-0.25 -20	0.25 20	-0.50 -20	0.50 20	nA
	I _{D(OFF)}	V _D = 15.5 V, V _S = -15.5 V	1 2	-.01	-0.25 -20	0.25 20	-0.50 -20	0.50 20	
Channel ON Leakage Current	I _{D(ON)} + I _{S(ON)}	V ₊ = 16.5 V, V ₋ = -16.5 V V _D = V _S = ±15.5 V	1 2	-0.04	-0.4 -40	0.4 40	-1.0 -40	1.0 40	
INPUT									
Input Current with V _{IN} LOW	I _{IL}	V _{IN} Under Test = 0.8 V All Other = 2.4 V	1,2	.005	-1.0	1.0	-1.0	1.0	μA
Input Current with V _{IN} HIGH	I _{IH}	V _{IN} Under Test = 2.4 V All Other = 0.8 V	1,2	.005	-1.0	1.0	-1.0	1.0	
DYNAMIC									
Turn-ON Time	t _{ON}	R _L = 300 Ω, C _L = 35 pF See Figure 1A	1	100		150		150	ns
Turn-OFF Time	t _{OFF}		1	60		100		100	
Break-Before-Make Time Delay	t _D	R _L = 300 Ω, C _L = 35 pF DG402/DG403	1	20	10.0		10.0		
Charge Injection	Q	C _L = 10,000 pF V _{gen} = 0 V, R _{gen} = 0 Ω	1	60		100		100	pC
Off Isolation		R _L = 100 Ω, C _L = 5 pF f = 1 MHz	1	72					dB
Crosstalk ^f (Channel-to-Channel)		Any Other Channel Switches R _L = 100 Ω, C _L = 5 pF f = 1 MHz	1	90					
Source-OFF Capacitance	C _{S(OFF)}	V _S = 0 V f = 1 MHz	1	12					pF
Drain-OFF Capacitance	C _{D(OFF)}		1	12					
Drain and Source ON Capacitance	C _{D(ON)} + C _{S(ON)}		1	39					

ELECTRICAL CHARACTERISTICS ^a									
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ⁺ = 15 V V ⁻ = -15 V V _L = 5 V GND = 0 V V _{IN} = 2.4 V, 0.8 V ^e	LIMITS						UNIT
			1=25°C 2=125, 85°C 3=-55, -40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
SUPPLY									
Positive Supply Current	I ⁺	V ⁺ = 16.5 V, V ⁻ = -16.5 V V _{IN} = 0.0 or 5.0 V	1 2, 3	0.01		1 5		1 5	μA
Negative Supply Current	I ⁻		1 2, 3	-0.01	-1 -5		-1 -5		
Logic Supply Current	I _L		1 2, 3	0.01		1 5		1 5	
Ground Current	I _{GND}		1 2, 3	-0.01	-1 -5		-1 -5		



NOTES:



- Refer to PROCESS OPTION FLOWCHART for additional information.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- V_{IN} = Input voltage to perform proper function.
- Crosstalk performance is improved to 110 dB (typ.) with LCC package.

DIE TOPOGRAPHY




DIE TOPOGRAPHY (Cont'd)













DIE TOPOGRAPHY (Cont'd)



TYPICAL CHARACTERISTICS








TYPICAL CHARACTERISTICS (Cont'd)









* Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).

TYPICAL CHARACTERISTICS (Cont'd)









Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).

TYPICAL CHARACTERISTICS (Cont'd)




* REFER TO FIGURE 1A FOR TEST CONDITIONS
 ** REFER TO FIGURE 1B FOR TEST CONDITIONS

TYPICAL CHARACTERISTICS (Cont'd)



* REFER TO FIGURE 1A FOR TEST CONDITIONS
** REFER TO FIGURE 1B FOR TEST CONDITIONS

TYPICAL CHARACTERISTICS (Cont'd)



SWITCHING TIME TEST CIRCUIT

V_O is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.









Figure 1

BREAK-BEFORE-MAKE TEST CIRCUIT




CHARGE INJECTION TEST CIRCUIT



$$Q = \Delta V_O C_L$$


OFF ISOLATION TEST CIRCUIT



FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer


$$\text{OFF ISOLATION} = 20 \log \frac{V_D}{V_S}$$

INSERTION LOSS TEST CIRCUIT




FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer

CROSSTALK TEST CIRCUIT




FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer

SOURCE/DRAIN ON CAPACITANCE




METER
HP4192A Impedance Analyzer or equivalent

SOURCE/DRAIN OFF CAPACITANCE




METER
HP4192A Impedance Analyzer or equivalent

BURN-IN CIRCUITS




Note: All Resistors are 10 k Ω unless otherwise specified



Note: SO Package is the same as the DIP

SCHEMATIC DIAGRAM (Typical Channel)



5

PIN DESCRIPTION

SYMBOL	DESCRIPTION
S	An Analog Channel Input or Output
D	An Analog Channel Output or Input
IN	Logic Control Input
V+	Positive Supply Voltage
V-	Negative Supply Voltage
GND	Digital Ground
VL	Logic Supply Voltage

APPLICATIONS

Stereo Source Selectors:

A single logic signal controls the status of all four switches of the device, simplifying stereo source switching. The low on-resistance ($< 35 \Omega$) minimizes total harmonic distortion.


Dual Slope Integrators:

The DG403 is well suited to configure a selectable slope integrator. One control signal selects the


timing capacitor C_1 or C_2 . Another one selects E_{in} or discharges the capacitor in preparation for the next integration cycle.

Band-Pass Switched Capacitor Filter:


Single-pole double-throw switches are a common element for switched capacitor networks and filters. The fast switching times and low leakage of the DG403 allow for higher clock rates and consequently higher filter operating frequencies.



Stereo Source Selector



Dual Slope Integrator



Band-Pass Switched Capacitor Filter