


FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLES

\overline{RS}	CLK*	D _{IN}	D ₁	D _N
1	[Graph: Rising Edge]	0	0	D _{N-1}
1	[Graph: Falling Edge]	1	1	D _{N-1}
1	[Graph: Falling Edge]	X	D ₁	D _N (NO CHANGE)
0	X	X	0	0

LD*	D _N	L _N	SW _N
[Graph: Rising Edge]	0	0	OFF
[Graph: Falling Edge]	1	1	ON
[Graph: Falling Edge]	D _N	L _N	(NO CHANGE)

*CLK and LD Inputs are Level Triggered

ABSOLUTE MAXIMUM RATINGS

V+ to V-	44 V
GND to V-	25 V
Digital Inputs V _S , V _D ¹	(V-) -2 V to (V+) + 2 V or 30 mA, whichever occurs first
Continuous Current (Any Terminal)	30 mA
Current, S or D (Pulsed 1 ms, 10% duty cycle)	100 mA
Storage Temperature (A Suffix)	-65 to 150°C
(D Suffix)	-65 to 125°C
Operating Temperature (A Suffix)	-55 to 125°C
(D Suffix)	-40 to 85°C

Power Dissipation (Package)*

18-Pin CerDIP**	600 mW
18-Pin Plastic DIP***	470 mW

* All leads welded or soldered to PC Board.

** Derate 9.2 mW/°C above 75°C.

*** Derate 16.5 mW/°C above 25°C.

¹ Signals on Sx, Dx, or INx exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

Preliminary

ELECTRICAL CHARACTERISTICS ^a

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: $V_+ = 15 \text{ V}$, $V_- = -15 \text{ V}$ $GND = 0 \text{ V}$ $V_{IN} = 2.0 \text{ V}$, 0.8 V^e	LIMITS						UNIT	
			1=25°C 2=125,85°C 3=-55,-40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C			
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b		
SWITCH										
Analog Signal Range ^c	V_{ANALOG}				-15	15	-15	15		V
Drain-Source ON Resistance	$r_{DS(ON)}$	$I_S = -10 \text{ mA}$, $V_D = \pm 10 \text{ V}$ $V_+ = 13.5 \text{ V}$, $V_- = -13.5 \text{ V}$	1,3 2		75 100		75 100			Ω
Delta Drain-Source ON Resistance	$\Delta r_{DS(ON)}$	$\Delta r_{DS(ON)} = \frac{r_{DS(ON) \text{ MAX}} - r_{DS(ON) \text{ MIN}}}{r_{DS(ON) \text{ AVG}}}$	1		10		10			%
Switch OFF Leakage Current	$I_{S(OFF)}$	$V_+ = 16.5 \text{ V}$, $V_- = -16.5 \text{ V}$ $V_D = -14 \text{ V}$, $V_S = 14 \text{ V}$	1 2		-1 -20	1 20	-1 -20	1 20		nA
	$I_{D(OFF)}$	$V_D = 14 \text{ V}$, $V_S = -14 \text{ V}$	1 2		-10 -200	10 200	-10 -200	10 200		
Channel ON Leakage Current	$I_{D(ON)} + I_{S(ON)}$	$V_+ = 16.5 \text{ V}$, $V_- = -16.5 \text{ V}$ $V_S = V_D = \pm 14 \text{ V}$	1 2		-20 -500	20 500	-20 -500	20 500		
INPUT										
Input Current with V_{IN} Low	I_{IL}	V_{IN} under test = 0.8 V all other = 2.0 V	1 2		-1 -5	1 5	-1 -5	1 5		μA
Input Current with V_{IN} High	I_{IH}	V_{IN} under test = 2.0 V all other = 0.8 V	1 2		-1 -5	1 5	-1 -5	1 5		
OUTPUT										
Output Voltage with V_{IN} Low - SO	V_{OL}	V_{IN} under test = 0.8 V all other = 2.4 V	1,2			0.4		0.4		V
DYNAMIC										
Pulse Width for Logic	t_{LOGIC}	(D_{HLD} , LD, CLK, \overline{RS}) See Figure	1 2		80 150		80 150			ns
Transition Time	t_{TRAN}	$R_L = 1 \text{ M}\Omega$, $C_L = 35 \text{ pF}$ $V_{S1} = 10 \text{ V}$, $V_{S2} = -10 \text{ V}$ 50% of V_{LD} to 90% of V_D See Figure	1 2			200 250		200 250		
Data Setup Time	t_{DW}		1		50		50			
Break-Before-Make	t_{BREAK}	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 10 \text{ V}$ 90% of V_D to 90% of V_D See Figure	1 2		10 20		10 20			
Turn-ON Time	t_{ON}	50% of LD, \overline{RS} to 90% of V_D $R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$ See Figure 1A	1 2		200 250		200 250			
Turn-OFF Time	t_{OFF}		1 2		150 200		150 200			


ELECTRICAL CHARACTERISTICS^a

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ₊ = 15 V, V ₋ = -15 V GND = 0 V V _{IN} = 2.0 V, 0.8 V ^e	LIMITS				UNIT
			TEMP	TYP ^d	MIN ^b	MAX ^b	
DYNAMIC (Cont'd)							
Charge Injection	Q	V _S = 0 V, C _L = 1000 pF	1	40			pC
OFF Isolation		R _L = 50Ω, C _L = 5 pF f = 1 MHz	1	-65			dB
Source-OFF Capacitance	C _{S(OFF)}	V _{gen} = 0 V, R _{gen} = 0 Ω f = 1 MHz	1	7			pF
Drain-OFF Capacitance	C _{D(OFF)}		1	55			
Drain and Source ON Capacitance	C _{S(ON)} + C _{D(ON)}		1	200			
SUPPLY							
Positive Supply Current	I ₊	V ₊ = 16.5 V, V ₋ = -16.5 V V _{IN} = 0 or 5 V	1,2,3			100	μA
Negative Supply Current	I ₋		1,2,3		-1	-1	
Ground Current	I _{GND}		1,2,3		-100	-100	

NOTES:

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
 b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
 c. Guaranteed by design, not subject to production test.
 d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
 e. V_{IN} = input voltage to perform proper function.

INPUT TIMING REQUIREMENTS





ϕ = for CLK and LD inputs of the same frequency
 The recommended phase delay of LD from CLK
 is 1/2 t_{LOGIC} to t_{LOGIC}


t_{LOGIC(MIN)} : 80 ns at 25°C V₊ = +15 V
 150 ns at 125°C V₋ = -15 V
 GND = 0 V

INPUT TIMING REQUIREMENTS (Cont'd)



SHIFT REGISTER SETUP





SHIFT REGISTER HOLD




ADDRESS REGISTER SETUP



ADDRESS REGISTER ENABLE



V₊ = +15 V, V₋ = -15 V, GND = 0 V
INPUTS ARE 0 V TO 3 V

TIMING DIAGRAM

S₁-S₈ and D_{OUT} are expected output with the drain connected high.
The sources require pull-downs of 1 kΩ .