
AT27HC1024

Features

- Very Fast Read Access Time 55ns
- Low Power CMOS Operation 8 mA max. Standby 80 mA max. Active at 10 MHz
- Wide Selection of JEDEC Standard Packages Including OTP 40-Lead 600 mil Cerdip and OTP Plastic
 - 44-Pad LCC and OTP PLCC
- **High Output Drive Capability**
 - High Reliability CMOS Technology 2000V ESD Protection 200mA Latchup Immunity
- Rapid Programming 100µs/word (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Full Military, Industrial and Commercial Temperature Ranges

Block Diagram



Description

The AT27HC1024 chip is a high-speed, low-power 1,048,576 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 64K x 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 55ns, eliminating the need for speed reducing WAIT states. The by-16 organization makes these parts ideal for high-performance 16 and 32 bit microprocessor and digital signal processor systems.

In read mode, the AT27HC1024 typically consumes 50mA, while in standby mode supply current is typically less than 1mA.

Pin Configurations

Pin Name	Function
A0-A15	Addresses
O0-O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.





Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.



T-46-13-29 T-46-13-25

1 Megabit (64K x 16) **High Speed** U√ŚĢÒ



Erasable **CMOS EPROM**

Preliminary



T-46-13-29 T-46-13-25

Description (Continued)

The AT27HC1024 come in a choice of industry standard JEDEC-approved packages including; 40-pin DIP in ceramic or one time programmable (OTP) plastic, and 44-pad ceramic leadless chip carrier (LCC), or OTP plastic J-leaded chip carrier (PLCC). All devices feature two line control (CE, OE) to give designers the flexibility to prevent bus contention.

With high density 64K word storage capability, the AT27HC1024 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media. The AT27HC1024 has exceptional CMOS output device capability-source 4mA and sink 16mA per output.

Atmel's 27HC1024 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/word. Atmel's high speed single transistor floating poly EPROM cell technology also speeds up programming by eliminating the second program "Os" operation required for two transistor per cell designs. The AT27HC1024 uses the same widely accepted programming algorithm as the AT27C1024. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Erasure Characteristics

The entire memory array of the AT27C1024/L is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
Vpp Supply Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾
Integrated UV Erase Dose	7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{CC}+0.75V dc which may overshoot to +7.0V for pulses of less than 20ns.

Operating Modes

MODE \ PIN	CE	ŌĒ	PGM	Ai	Vpp	Vcc	Outputs
Read	VIL	VIL	X ⁽¹⁾	Ai	Х	Vcc	Dout
Output Disable	X	VIH	Х	Х	X	Vcc	High Z
Standby	ViH	Х	Х	Х	X ⁽⁵⁾	Vcc	High Z
Rapid Program ⁽²⁾	ViL	ViH	VIL	Ai	Vpp	Vcc	DIN
PGM Verify	VIL	VIL	ViH	Ai	Vpp	Vcc	Dout
PGM Inhibit	VIH	Х	Х	Х	Vpp	Vcc	High Z
Product Identification ⁽⁴⁾	ViL	VIL	Х	A9=VH ⁽³⁾ A0=VIH or VIL A1-A15=VIL	Vcc	Vcc	Identification Code

- Notes: 1. X can be VII, or VIII.
 - 2. Refer to Programming characteristics.
 - 3. $V_H = 12.0 \pm 0.5 V$.
 - 4. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH
- and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (VIII) to select the Device Code
- 5. Standby VCC current (IsB) is specified with Vpp=Vcc. Vcc > Vpp will cause a slight increase in IsB.

AT27HC1024

4-82

AT27HC1024

T-46-13-29 T-46-13-25

D.C. and A.C. Operating Conditions for Read Operation

				AT27HC1024	
		-55	-70	-90	-12
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature	ind.	, , , , , , , , , , , , , , , , , , ,	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
(Case)	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supp	ply	5V ± 5%	5V ± 5% 5V ± 10%	5V ± 10%	5V ± 10%



D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	VIN=-0.1V to Vcc+1V			5	μΑ
lo:	Output Leakage Current	Vour=-0.1V to Vcc+0.1V			10	μА
lpp1 ⁽²⁾	Vpp (1) Read/Standby Current	Vpp=3.8 to Vcc+0.3V			10	μА
		IsB1 (CMOS)	Com.		8	mA
ISB	Vcc ⁽¹⁾ Standby Current	CE=Vcc-0.3 to Vcc+1.0V	Ind., Mil.		10	mΑ
		ISB2 (TTL)	Com.		17	mΑ
		CE=2.0 to Vcc+1.0V	Ind., Mil.		20	mA
laa	Vcc Active Current	f=10MHz,lout=0mA,	Com.		80	mA
lcc	ACC ACINA COLLELIC	CE=VIL	Ind.,Mil.		90	mA
VIL	Input Low Voltage			-0.6	0.8	٧
VIH	Input High Voltage			2.0	Vcc+1	٧
VoL	Output Low Voltage	loL=16mA	··		.45	٧
Vou	Output High Voltage	Іон=-100μΑ		Vcc-0.3		٧
Vон	Output High Voltage	I _{OH} =-4.0mA		2.4	·	٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.

A.C. Characteristics for Read Operation

				AT27HC1024								
					55	-7	70	-6	90	-	12	
Symbol	Parameter	Condition	1	Min	Max	Min	Мах	Min	Max	Min	Max	Units
tacc ⁽³⁾	Address to	CE=OE	Com.		55		70		90		120	ns
LACC *	Output Delay	∍VıL	Ind.,Mil.				70		90		120	ns
tce (2)	CE to Output Delay	ŌĒ=VIL			55		70		90		120	ns
toE (2,3)	OE to Output Delay	CE=VIL			20		25		30		35	ns
t _{DF} ^(4,5)	OE High to Output Float	Œ=VIL			10		15		20		25	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	CE≕OE ≖V _{IL}			0		0		0		. 0	ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.




4-83

VPP may be connected directly to VCC, except during programming. The supply current would then be the sum of ICC and IPP.



T-46-13-29

A.C. Waveforms for Read Operation (1)




T-46-13-25

Notes:

- 1. Timing measurement references is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.CL=30pF, add 6ns for CL=100pF.
- 2. tpf is specified from OE. tpf is measured at
- VOH-0.5V or VOL+0.5V with CL=5pF.

 3. OE may be delayed up to tcE-toE after the falling edge of CE without impact on tcE.
- 4. OE may be delayed up to tACC-toE after the address is valid without impact on tACC.
- 5. This parameter is only sampled and is not

Input Test Waveforms and Measurement Levels



Output Test Load




Note: CL=30pF including jig capacitance.

Pin Capacitance (f=1MHz T=25°C) (1)

	Тур	Max	Units	Conditions
CIN	4	10	pF	VIN = 0V
Cout	8	12	pF	Vour = 0V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing Reference is 0.0V for $V_{I\!L}$ and 3.0V for VIH.
- toe and topp are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27HC1024 a 0.1µF capacitor is required across Vpp and ground to suppress spurious voltage transients.

AT27HC1024 4-84

T-46-13-29

— <u>A</u>T27HC1024 7-46-/3-25-

D.C. Programming Characteristics

TA=25±5°C, VCC=6.5±0.25V, VPP=13.0±0.25V

Sym-		Test	Llı	Limits		
bol	Parameter	Conditions	Min	Max	Units	
ILI	Input Load Current	V _{IN=} V _{IL} ,V _{IH}		10	μA	
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧	
ViH	Input High Level		2.0	Vcc+1	٧	
Vol	Output Low Voit.	loL=16mA		.45	٧	
Vон	Output High Volt.	loH=-4mA	2.4		٧	
lcc2	Vcc Supply Curren (Program and Veri			60	mA	
lpp2	Vpp Supply Current	CE=PGM=V _{II}	L	40	mA	
ViD	A9 Product Identifi- cation Voltage		11.5	12.5	٧	

A.C. Programming Characteristics

TA=25±5°C, VCC=6.5±0.25V, VPP=13.0±0.25V

1A=2515 C, VCC=0.510.25 V, VPP=13.010.25 V								
Sym- bol	Parameter	Test Conditions* (see Note 1)	L lr Min	nits Max i	Units			
tas	Address Setup Tin	ne	2		μs			
tces	CE Setup Time		2		μs			
toes	OE Setup Time		2		μs			
tos	Data Setup Time		2		μs			
tah	Address Hold Time	е	0		μѕ			
ton	Data Hold Time		2		μs			
topp	OE High to Out- put Float Delay	(Note 2)	0	130	ns			
tvps	V _{PP} Setup Time		2		μs			
tvcs	Vcc Setup Time		2		μs			
tpw	PGM Program Pulse Width	(Note 3)	95	105	μs			
toE	Data Valid from O	Ē		150	ns			

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	5ns
Input Pulse Levels	0.0V to 3.0V
Input Timing Reference Level	1.5V
Output Timing Reference Level	1 5V

Notes:

- 1. VCC must be applied simultaneously or before V_{PP} and removed simultaneously or after $V_{PP}. \label{eq:VCP}$
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100µsec±5%.


Atmel's 27HC024 Integrated Product Identification Code:

		Pins							Hex		
Codes	A0	015-08	07	06	O 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	0	1	1	0	0	0	0	1	0061

Rapid Programming Algorithm

A 100 μ s \overline{PGM} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{PGM} pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







43E D 🖿 1074177 0001794 0 🖼 ATM

AMEL

T-46-13-29

Ordering Information

J-46-13-25

taco	lcc	(mA)	Ordering Code	Pookogo	Operation Penns
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	80	8	AT27HC1024-55DC AT27HC1024-55KC AT27HC1024-55LC	40DW6 44KW 44LW	Commercial (0°C to 70°C)
70	80	8	AT27HC1024-70DC AT27HC1024-70JC AT27HC1024-70KC AT27HC1024-70LC AT27HC1024-70PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
70	90	10	AT27HC1024-70DI AT27HC1024-70JI AT27HC1024-70KI AT27HC1024-70LI AT27HC1024-70PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			AT27HC1024-70DM AT27HC1024-70KM AT27HC1024-70LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			AT27HC1024-70DM/883 AT27HC1024-70KM/883 AT27HC1024-70LM/883	40DW6 44KW 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	80	8	AT27HC1024-90DC AT27HC1024-90JC AT27HC1024-90KC AT27HC1024-90LC AT27HC1024-90PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
90	90	10	AT27HC1024-90DI AT27HC1024-90JI AT27HC1024-90KI AT27HC1024-90LI AT27HC1024-90PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			AT27HC1024-90DM AT27HC1024-90KM AT27HC1024-90LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
		!	AT27HC1024-90DM/883 AT27HC1024-90KM/883 AT27HC1024-90LM/883	40DW6 44KW 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	80	8	AT27HC1024-12DC AT27HC1024-12JC AT27HC1024-12KC AT27HC1024-12LC AT27HC1024-12PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
120	90	10	AT27HC1024-12DI AT27HC1024-12JI AT27HC1024-12KI AT27HC1024-12LI AT27HC1024-12PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)

AT27HC1024

T-46-13-29

Ordering Information

T-46-13-25

tacc	lcc (mA)				1 1013 20 2
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	90	10	AT27HC1024-12DM AT27HC1024-12KM AT27HC1024-12LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			AT27HC1024-12DM/883 AT27HC1024-12KM/883 AT27HC1024-12LM/883	40DW6 44KW 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
70	90	10	5962-86805 08 QX 5962-86805 08 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	90	10	5962-86805 07 QX 5962-86805 07 XX	40DW6 44LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)



Package Type				
40DW6	40 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)			
44J	44 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)			
44KW	44 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)			
44LW	44 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)			
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)			

