

Precision Monolithic Quad SPST CMOS Analog Switch

FEATURES

- ± 22 Volt Input Range
- 10 Ω Max $\Delta r_{DS(ON)}$ Any Combination Of Switches
- 0.25 nA Max At 25°C, ± 15 V
- 50 pC Max Charge Transfer Error
- Tested Δt_{ON} and $\Delta t_{OFF} \leq 50$ ns

BENEFITS

- Fully Tested Around ± 10.8 , ± 16.5 and ± 22 V Supplies
- Pin Compatible With DG201A – Simplifies Upgrades
- Simplifies Worst Case Analysis
- TTL Compatible

APPLICATIONS

- Precision Data Acquisition
- Automatic Test Equipment
- Radar Systems

DESCRIPTION

The DGP201A is a precision quad single-pole single-throw analog switch designed for critical applications requiring improved performance over that obtainable with the popular DG201A. Produced on an enhanced proprietary high voltage process, the DGP201A has been fully specified with input analog signals to ± 22 V making it an ideal choice for high voltage applications or where the added margin of safety over traditional switches is of importance.

In addition to the low current leakage specifications, charge injection, $\Delta r_{DS(ON)}$, Δt_{ON} and Δt_{OFF} have been tested and guaranteed at various input voltages to assure worst case error analysis. An epitaxial layer prevents latchup.

Packaging for this device includes a 16-Pin CerDIP, plastic, and small outline options. Performance grades include military, A suffix (-55 to 125°C) and industrial, D suffix (-40 to 85°C) temperature ranges. Additionally, LCC packaging is available.


PIN CONFIGURATION AND FUNCTION BLOCK DIAGRAM

Four SPST Switches per Package

Truth Table


LOGIC	SWITCH
0	ON
1	OFF

Logic "0" \leq 0.8 V
Logic "1" \geq 2.4 V




Order Number:
DGP201ADY

Dual-In-Line Package



Order Numbers:
CerDIP: DGP201AAK
DGP201AAK/883
Plastic: DGP201ADJ

Leadless Chip Carrier



Order Number:
DGP201AAZ/883

THE DGP FAMILY OF ANALOG SWITCHES AND MULTIPLEXERS

Siliconix has improved its high voltage metal gate CMOS process to allow for lower variation performance. Additionally, through dramatic improvements in automated testing technology, specifications and limits that were previously untestable are now 100% tested and specified on the DGP201A data sheet.

The data sheet specification tables are in a new format as well. The format is that of a military drawing, where all specifications are 100% tested, eliminating any uncertainty about what is actually tested. Many parameters that were previously listed as "typical" or "guaranteed by design" are now 100% tested with minimum and maximum values, so that a worst case design can be realized.

For example, charge transfer error (or charge injection) was listed only as a typical value in the DG201A data sheet, and no maximum value was guaranteed. A maximum limit of 50 pico Coulombs has been established on the data sheet, and this value is 100% tested. This allows the design engineer to design precision switching circuits, such as sample-and-hold amplifiers, with fixed limits for the charge compensation circuit.

The DGP201A also specifies certain parameters that have never been seen on a DG201A standard product data sheet in min/max or typical form. An

important example of this is the variation of the switching time over all channels, which is specified with a maximum of 50 ns. The variation of "ON" resistance is similarly specified and 100% tested to be less than 10 ohms over six different drain voltage and source current conditions, over all four channels tested, resulting in 24 different readings. This specification is necessary for determining the worst-case distortion and signal level variation due to differences in channel resistance and ON resistance modulation effects.

Leakage currents are specified and tested to new lower limits at both room temperature and over the full temperature range. For example, the industrial range devices' leakages have been reduced from 100 nA (over temp) on the DG201A to 1 nA (over temp) on the DGP version. Additionally, the leakages are specified at the extremes of the operating ranges (e.g. ± 16.5 V instead of ± 15 V), where the leakages tend to be the highest. This is essential for designs where worst-case leakage must be well known, such as precision instruments and sample-and-hold amplifiers.

The operating range of the DGP201A is increased beyond that of the DG201A, up to ± 22 V and down to ± 10.8 V. This allows the switches to have guaranteed performance limits with power supplies as low as ± 12 V ($\pm 10\%$).

ABSOLUTE MAXIMUM RATINGS**Voltages Referenced to V_-^1**

V_+	44 V	
GND	25 V	
Digital Inputs ¹ V_S, V_D	(V_-) - 2 V to (V_+) + 2 V or 30 mA, whichever occurs first	
Continuous Current (Any Terminal)	30 mA	
Current, S or D (Pulsed 1 ms 10% duty)	100 mA	
Storage Temperature (A Suffix)	-65 to 150°C (D Suffix)	-65 to 125°C
Operating Temperature (A Suffix)	-55 to 125°C (D Suffix)	-40 to 85°C

Power Dissipation (Package)*

16-Pin Plastic DIP**	450 mW
16-Pin CerDIP***	900 mW
20-Pin LCC****	750 mW
16-Pin SO*****	600 mW

* All leads welded or soldered to PC board.

** Derate 6 mW/°C above 75°C.

*** Derate 12 mW /°C above 75°C.

**** Derate 10 mW/°C above 75°C.

***** Derate 7.6 mW /°C above 75°C.

¹ Signals on S_x , D_x , or IN_x exceeding V_+ or V_- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

ELECTRICAL CHARACTERISTICS ^a

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ₊ = 15 V, V ₋ = -15 V GND = 0 V V _{IN} = 2.4 V, 0.8 V ^b	LIMITS						UNIT		
			1=25°C 2=125, 85°C 3=-55, -40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C				
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b			
SWITCH											
Analog Signal Range ^c	V _{ANALOG}				1, 2, 3		-15	15	-15	15	V
Drain-Source ON Resistance	r _{DS(ON)}	V ₊ = 13.5 V, V ₋ = -13.5 V I _S = 1 mA, V _D = ±10.0 V	1, 3 2	115			175 250			175 250	Ω
		V ₊ = 10.8 V, V ₋ = 10.8 V I _S = 1 mA, V _D = ±7.5 V V _{IN} = 0.4 V	1, 3 2	145			250 325			250 325	
		V ₊ = 22 V, V ₋ = -22 V I _S = 1 mA, V _D = ±15 V	1, 3 2	85			125 225			125 225	
Delta Drain-Source ON Resistance	Δ r _{DS(ON)}	V _D = +5, 0, -5 V, I _S = ±1 mA V _{IN} = 0.8 V Worst Combination	1, 3 2	5			10 15			10 15	
Channel ON Leakage Current	I _{D(ON)} + I _{S(ON)}	V _D = -15.5 V V _S = -15.5 V	1 2	0.015	-0.25 -20	0.25 20	-0.25 -2	0.25 2			nA
		V ₊ = 16.5 V V ₋ = -16.5 V V _D = +15.5 V V _S = +15.5 V	1 2	0.015	-0.25 -20	0.25 20	-0.25 -2	0.25 2			
		V _D = -21 V V _S = -21 V	1 2	0.15	-2 -200	2 200	-2 -20	2 20			
		V _D = +21 V V _S = +21 V	1 2	0.15	-2 -200	2 200	-2 -200	2 200			
		V _D = -5 V V _S = -5 V	2		-10	10	-2	2			
		V _D = +5 V V _S = +5 V	2		-10	10	-2	2			
Source OFF Leakage Current	I _{S(OFF)}	V _D = -12.5 V V _S = +12.5 V	1 2	-0.01		0.25 10			0.25 1		nA
		V ₊ = 13.5 V V ₋ = -13.5 V V _D = +12.5 V V _S = -12.5 V	1 2	-0.01	-0.25 -10			-0.25 -1			
		V _D = -15.5 V V _S = +15.5 V	1 2	0.015		0.25 10			0.25 1		
		V ₊ = 13.5 V V ₋ = -16.5 V V _D = +15.5 V V _S = -15.5 V	1 2	-0.015	-0.25 -10			-0.25 -1			
		V _D = -21 V V _S = +21 V	1 2	0.15		1 100			1 10		
		V _D = +21 V V _S = -21 V	1 2	-0.15	-1 -100			-1 -10			
		V _D = -5 V V _S = +5 V	2			5			1		
		V _D = +5 V V _S = -5 V	2		-5			-1			


ELECTRICAL CHARACTERISTICS^a







PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: $V_+ = 15 \text{ V}$, $V_- = -15 \text{ V}$ $GND = 0 \text{ V}$ $V_{IN} = 2.4 \text{ V}, 0.8 \text{ V}^e$		LIMITS						UNIT	
		1=25°C 2=125,85°C 3=-55,-40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C					
		TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b				
SWITCH (Cont'd)											
Drain OFF Leakage Current	$I_{D(OFF)}$	$V_+ = 13.5 \text{ V}$ $V_- = -13.5 \text{ V}$	$V_D = -12.5 \text{ V}$ $V_S = +12.5 \text{ V}$	1 2	0.01		0.25 10		0.25 1	nA	
			$V_D = +12.5 \text{ V}$ $V_S = -12.5 \text{ V}$	1 2	-0.01	-0.25 -10		-0.25 -1			
		$V_+ = 16.5 \text{ V}$ $V_- = -16.5 \text{ V}$	$V_D = -15.5 \text{ V}$ $V_S = +15.5 \text{ V}$	1 2	0.015		0.25 10		0.25 1		
			$V_D = +15.5 \text{ V}$ $V_S = -15.5 \text{ V}$	1 2	-0.015	-0.25 -10		-0.25 -1			
		$V_+ = 22 \text{ V}$ $V_- = -22 \text{ V}$ $V_{IN} = 3 \text{ V}$	$V_D = -21 \text{ V}$ $V_S = +21 \text{ V}$	1 2	0.15		1 100		1 10		
			$V_D = +21 \text{ V}$ $V_S = -21 \text{ V}$	1 2	-0.15	-1 -100		-1 -10			
		$V_D = -5 \text{ V}$ $V_S = +5 \text{ V}$		2			5		1		
			$V_D = +5 \text{ V}$ $V_S = -5 \text{ V}$	2		-5		-1			
INPUT											
Input current with V_{IN} HIGH	I_{IH}	$V_+ = 22 \text{ V}$, $V_- = -22 \text{ V}$ V_{IN} under test = 2.4 V		1 2	-0.005	-0.5 -5	0.5 5	-0.5 -5	0.5 5	μA	
			$V_+ = 22 \text{ V}$, $V_- = -22 \text{ V}$ V_{IN} under test = 22 V	1 2	-0.005	-0.5 -5	0.5 5	-0.5 -5	0.5 5		
Input current with V_{IN} LOW	I_{IL}	$V_+ = 22 \text{ V}$, $V_- = -22 \text{ V}$ V_{IN} under test = 0 V		1 2	0.005	-0.5 -5	0.5 5	-0.5 -5	0.5 5		
DYNAMIC											
Turn-ON Time	t_{ON}	See Switching Time Test Circuits		1 2,3	450		600 800		600 800	ns	
Turn-OFF Time	t_{OFF}			1 2,3	320		450 600		450 600		
Delta t_{ON}	Δt_{ON}	Worst Combination among channels of the t_{ON} measurements		1 2,3	30		50 100		50 100		
Delta t_{OFF}	Δt_{OFF}			1 2,3	30		50 100		50 100		
Charge Injection	Q	$R_{gen} = 0 \Omega$ $C_L = 10 \text{ nF}$	$V_{gen} = 0 \text{ V}$	1	25		50		50	pC	
			$V_{gen} = \pm 10 \text{ V}$	1	33		100		100		
Source OFF Capacitance ^d	$C_{S(OFF)}$	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$		1	4.5					pF	

ELECTRICAL CHARACTERISTICS ^a			LIMITS						UNIT	
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ₊ = 15 V, V ₋ = -15 V GND = 0 V V _{IN} = 2.4 V, 0.8 V ^e	1=25°C 2=125,85°C 3=-55,-40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C			
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b		
DYNAMIC (Cont'd)										
Drain OFF Capacitance ^d	C _{D(OFF)}	f = 1 MHz, V _S = 0 V	1	5.5					pF	
Channel ON Capacitance ^d	C _{D(ON)} + C _{S(ON)}	f = 1 MHz, V _S = 0 V	1	15						
Crosstalk (Channel-to-Channel)		R _L = 50 Ω C _L = 5 pF f = 1 MHz	1	95					dB	
OFF Isolation		R _L = 50 Ω C _L = 5 pF f = 1 MHz	1	80						
SUPPLY										
Positive Supply Current	I ₊	V _{IN} = 0 or 5 V V _± = ±16.5 V	1	0.8			1.5		mA	
Negative Supply Current	I ₋	V _{IN} = 0 or 5 V V _± = ±16.5 V	1	0.26	-1	-2	-1			
			2				2.5			







NOTES:




- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Guaranteed by design, not subject to production test.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. V_{IN} = input voltage to perform proper function.

DIE TOPOGRAPHY







TYPICAL CHARACTERISTICS


TYPICAL CHARACTERISTICS









TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



* Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).



TYPICAL CHARACTERISTICS


SCHEMATIC DIAGRAM (Typical Channel)





SWITCHING TIME TEST CIRCUITS

V_o is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.




For load conditions, See Electrical Characteristics
 C_L (includes fixture and stray capacitance)

$$V_o = V_s \frac{R_L}{R_L + R_{DS(ON)}}$$


CHARGE INJECTION TEST CIRCUIT

CROSSTALK TEST CIRCUIT


FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer

5
OFF ISOLATION TEST CIRCUIT



FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer

INSERTION LOSS TEST CIRCUIT




FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer


SOURCE/DRAIN ON CAPACITANCE



SOURCE/DRAIN OFF CAPACITANCE



BURN-IN CIRCUIT



Note: All Resistors are 10 k Ω unless otherwise specified

Note: LCC package uses same circuit and conditions as the DIP

PIN DESCRIPTION

SYMBOL	DESCRIPTION
S	An Analog Channel Input or Output
D	An Analog Channel Output or Input
IN	Logic Control Input
V+	Positive Supply Voltage
V-	Negative Supply Voltage
GND	Digital Ground
V _L	Logic Supply Voltage

5


APPLICATION HINTS

V ₊ Positive Supply Voltage (V)	V ₋ Negative Supply Voltage (V)	V _{IN} Logic Input Voltage V _{INH} Min/ V _{INL} Max (V)	V _S or V _D Analog Voltage Range (V)
5	-5	1.0/0.2	-5 to 5
10	-10	1.5/0.5	-10 to 10
15	-15	2.4/0.8	-15 to 15
22	-22	3.0/1.2	-22 to 22

APPLICATION HINTS (Cont'd)

Sample-and-Hold Circuit:


The DGP201A helps to reduce two common sources of error. First, its low charge injection reduces DC offset errors that would appear at the holding capacitor C_h . Second; its guaranteed low leakage current reduces the voltage drop rate during the holding period. When further charge injection is required, the Schmitt trigger (54HC14) and compensation capacitor C_C may be used to generate a charge of opposite polarity.



Sample-and-Hold Circuit

Precision Instrumentation Amplifier With Digitally Programmable Gains:

This instrumentation-quality differential amplifier can be designed for high gains. The input stages take advantage of the low leakage characteristics of the DGP201A to provide switching of the gain setting resistors (R_g) without causing excessive DC offsets.



Precision Instrumentation Amplifier with Digitally Programmable Gains