# Diagonal 8.923mm (Type 1/1.8) Progressive Scan CCD Image Sensor with Square Pixel for BW Video Cameras 

## Description

The ICX274AL is a diagonal 8.923 mm (Type $1 / 1.8$ ) interline CCD solid-state image sensor with a square pixel array and 2.01 M effective pixels. Progressive scan allows all pixels' signals to be output independently within approximately $1 / 15$ second, and output is also possible using various addition and pulse elimination methods. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still images without a mechanical shutter. Further, high
 sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

This chip is suitable for image input applications such as still cameras which require high resolution, etc.

## Features

- High horizontal and vertical resolution
- Supports the following modes

Progressive scan mode (with/without mechanical shutter)
2/8-line readout mode
2/4-line readout mode
2-line addition mode
Center scan modes (1), (2) and (3)
AF modes (1) and (2)

- Square pixel
- Horizontal drive frequency: 28.6364 MHz (typ.), 36.0 MHz (max.)
- Reset gate bias are not adjusted
- High sensitivity, low dark current
- Continuous variable-speed shutter function
- Excellent anti-blooming characteristics


Optical black position
(Top View)

- 20-pin high-precision plastic package


## Device Structure

- Interline CCD image sensor
- Image size:

Diagonal 8.923mm (Type 1/1.8)

- Total number of pixels: $1688(\mathrm{H}) \times 1248(\mathrm{~V})$ approx. 2.11 M pixels
- Number of effective pixels: $1628(\mathrm{H}) \times 1236(\mathrm{~V})$ approx. 2.01 M pixels
- Number of active pixels:
$1620(\mathrm{H}) \times 1220(\mathrm{~V})$ approx. 1.98 M pixels
- Recommended number of recording pixels:
- Chip size:
- Unit cell size:
$1600(\mathrm{H}) \times 1200(\mathrm{~V})$ approx. 1.92 M pixels
$8.50 \mathrm{~mm}(\mathrm{H}) \times 6.80 \mathrm{~mm}(\mathrm{~V})$
$4.40 \mu \mathrm{~m}(\mathrm{H}) \times 4.40 \mu \mathrm{~m}(\mathrm{~V})$
Horizontal (H) direction: Front 12 pixels, rear 48 pixels
Vertical (V) direction: Front 10 pixels, rear 2 pixels
Horizontal 28
Vertical 1
Silicon

[^0]
## Block Diagram and Pin Configuration

(Top View)


Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | V ¢ 4 | Vertical register transfer clock | 11 | Vdd | Supply voltage |
| 2 | V ¢ $^{\text {a }}$ | Vertical register transfer clock | 12 | $\phi$ RG | Reset gate clock |
| 3 | Vфзв | Vertical register transfer clock | 13 | Нф2 ${ }^{\text {¢ }}$ | Horizontal register transfer clock |
| 4 | Vф3с | Vertical register transfer clock | 14 | Нф1B | Horizontal register transfer clock |
| 5 | V $\mathbf{2} 2 \mathrm{~A}$ | Vertical register transfer clock | 15 | GND | GND |
| 6 | V ${ }_{\text {2 }}$ B | Vertical register transfer clock | 16 | $\phi$ SUB | Substrate clock |
| 7 | Vф2c | Vertical register transfer clock | 17 | Csub | Substrate bias*1 |
| 8 | $V{ }_{\phi} 1$ | Vertical register transfer clock | 18 | VL | Protective transistor bias |
| 9 | GND | GND | 19 | H中1A | Horizontal register transfer clock |
| 10 | Vout | Signal output | 20 | H中2A | Horizontal register transfer clock |

*1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of $0.1 \mu \mathrm{~F}$.

Absolute Maximum Ratings

| Item |  | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Against $\phi$ SUB | Vdd, Vout, $\phi$ RG - $\phi$ SUB | -40 to +12 | V |  |
|  | V ¢2 $\alpha$, $\mathrm{V} \phi 3 \alpha-\phi \mathrm{SUB}_{(\alpha=\mathrm{A}}$ to C ) | -50 to +15 | V |  |
|  |  | -50 to +0.3 | V |  |
|  | $\mathrm{H}_{\phi 1 \beta}$, Hф2 $\beta$, GND - $\phi$ SUB $(\beta=A, B)$ | -40 to +0.3 | V |  |
|  | Csub - $\phi$ SUB | -25 to | V |  |
| Against GND | Vdd, Vout, $\phi$ RG, Csub - GND | -0.3 to +22 | V |  |
|  | $\mathrm{V} \phi 1, \mathrm{~V} \phi_{2 \alpha}, \mathrm{~V} \phi 3 \alpha, \mathrm{~V} \mathrm{~V}_{4}-\mathrm{GND}(\alpha=\mathrm{A}$ to C$)$ | -10 to +18 | V |  |
|  | $\mathrm{H}_{\phi 1} 1, \mathrm{H} \phi 2 \beta-\mathrm{GND}(\beta=\mathrm{A}, \mathrm{B})$ | -10 to +6.5 | V |  |
| Against VL |  | -0.3 to +28 | V |  |
|  | $\mathrm{V} \phi_{1}, \mathrm{~V} \phi 4, \mathrm{H}_{\phi 1 \beta}, \mathrm{H}_{\phi 2} \beta, \mathrm{GND}-\mathrm{VL}(\beta=\mathrm{A}, \mathrm{B})$ | -0.3 to +15 | V |  |
| Between input clock pins | Voltage difference between vertical clock input pins | to +15 | V | *2 |
|  | $H_{\phi 1 \beta}-H_{\phi 2 \beta}(\beta=A, B)$ | -6.5 to +6.5 | V |  |
|  | $\mathrm{H}_{\phi 1} \beta, \mathrm{H}_{\phi 2 \beta}-\mathrm{V} \phi 4$ ( $\beta=\mathrm{A}, \mathrm{B}$ ) | -10 to +16 | V |  |
| Storage temperature |  | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |  |
| Guaranteed temperature of performance |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating temperature |  | -10 to +75 | ${ }^{\circ} \mathrm{C}$ |  |

${ }^{* 2}+24 \mathrm{~V}$ (Max.) is guaranteed when clock width $<10 \mu \mathrm{~s}$, clock duty factor $<0.1 \%$.
+16 V (Max.) is guaranteed during power-on or power-off.

Bias Conditions

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | VdD | 14.55 | 15.0 | 15.45 | V |  |
| Protective transistor bias |  | VL | *3 |  |  |  |  |
| Substrate voltage adjustment range | No line addition*1 | Vsub | Internally generated value |  |  |  | *4 |
|  | 2-line addition*2 | Vsub2 | 8.8 |  | 14.4 | V |  |
| Substrate voltage adjustment accuracy |  | $\Delta \mathrm{V}$ sub | Indicated voltage - 0.2 | Indicated voltage | Indicated voltage +0.2 | V |  |
| Reset gate clock |  | $\phi \mathrm{RG}$ |  | *5 |  | V |  |

*1 Progressive scan mode, 2/8-line readout mode, 2/4-line readout mode, center scan modes (1) and (3), and AF modes (1) and (2)
*2 2 -line addition mode and center scan mode (2)
*3 VL setting is the VvL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used.
*4 Substrate voltage (VsUB2) setting value indication
The substrate voltage (Vsub) for modes without line addition is generated internally.
The substrate voltage setting value for use with vertical 2 -line addition is indicated by a code on the bottom surface of the image sensor. Adjust the substrate voltage to the indicated voltage.

Vsub2 code - 1 -digit indication
$\uparrow$
Vsub2 code
The code and the actual value correspond as follows.

| Vsub2 code | 1 | 2 | 3 | 4 | 6 | 7 | 8 | 9 | A | C | d | E | f | G | h |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Actual value | 8.8 | 9.0 | 9.2 | 9.4 | 9.6 | 9.8 | 10.0 | 10.2 | 10.4 | 10.6 | 10.8 | 11.0 | 11.2 | 11.4 | 11.6 |


| Vsubz code | J | K | L | m | N | P | R | S | U | V | W | X | Y | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Actual value | 11.8 | 12.0 | 12.2 | 12.4 | 12.6 | 12.8 | 13.0 | 13.2 | 13.4 | 13.6 | 13.8 | 14.0 | 14.2 | 14.4 |

[Example] "h" indicates a Vsub2 setting of 11.6V.
*5 Do not apply a DC bias to the reset gate clock pin, because a DC bias is generated within the CCD.

## DC characteristics

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply current | IDD | 7.0 | 10.0 | 13.0 | mA |  |

Clock Voltage Conditions

\left.| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| diagram |  |  |  |  |  |  |$\right)$.

Clock Equivalent Circuit Constants

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between vertical transfer clock and GND | CфV1 |  | 3300 |  | pF |  |
|  | Cфv2A, Cфv2b |  | 1200 |  | pF |  |
|  | Cфv2c |  | 2700 |  | pF |  |
|  | Сфуза, Сфузв |  | 1000 |  | pF |  |
|  | CфV3с |  | 1800 |  | pF |  |
|  | Cфv4 |  | 6800 |  | pF |  |
| Capacitance between vertical transfer clocks | C $\phi$ V12 (A, B) |  | 120 |  | pF |  |
|  | CфV12C |  | 220 |  | pF |  |
|  | C $\phi$ V13 (A, B) |  | 150 |  | pF |  |
|  |  |  | 270 |  | pF |  |
|  | C $\phi$ V14 |  | 2700 |  | pF |  |
|  | C $\dagger$ v2 (A, B), 3 ( $\mathrm{A}, \mathrm{B}$ ) |  | 470 |  | pF |  |
|  | C $\phi$ v2 ( $\mathrm{A}, \mathrm{B}$ ), 3C |  | 680 |  | pF |  |
|  | Cфv2 (A, B), 4 |  | 680 |  | pF |  |
|  | Cфv2c, 3 (A, B) |  | 1000 |  | pF |  |
|  | Cфv2c, 3 с |  | 820 |  | pF |  |
|  | Cфv2c, 4 |  | 1800 |  | pF |  |
|  | CфV3 (A, B), 4 |  | 820 |  | pF |  |
|  | CфV3c, 4 |  | 1500 |  | pF |  |
| Capacitance between horizontal transfer clock and GND | СфН1 |  | 100 |  | pF |  |
|  | Сфн 2 |  | 100 |  | pF |  |
| Capacitance between horizontal transfer clocks | Сфнн |  | 47 |  | pF |  |
| Capacitance between reset gate clock and GND | CфRg |  | 2 |  | pF |  |
| Capacitance between substrate clock and GND | Cфsub |  | 820 |  | pF |  |
| Vertical transfer clock series resistor | R1, R4 |  | 30 |  | $\Omega$ |  |
|  | R2 (A, B, C), 3 (A, B, C) |  | 62 |  | $\Omega$ |  |
| Vertical transfer clock ground resistor | Rgnd |  | 15 |  | $\Omega$ |  |
| Horizontal transfer clock series resistor | Rфн |  | 7 |  | $\Omega$ |  |
| Horizontal transfer clock ground resistor | Rфн2 |  | 20 |  | $\mathrm{k} \Omega$ |  |
| Reset gate clock and series resistor | RфRG |  | 4.7 |  | $\Omega$ |  |

Note 1) Expressions using parentheses such as $\mathrm{C} \phi \vee 2(\mathrm{~A}, \mathrm{~B}), 3 \mathrm{C}$ indicate items which include all combinations of the pins within the parentheses.
For example, Cфv2 (A, B), 3c indicates [Cфv2A3c, Cфv2b3c].


Note 2) $\mathrm{C}_{\phi 2 \alpha 2 \beta}$ and $\mathrm{C} \phi з \alpha 3 \beta$ ( $\alpha=\mathrm{A}$ to $\mathrm{C}, \beta=\mathrm{A}$ to C other than $\alpha$ ) are sufficiently small relative to other capacitance between other vertical clocks in the equivalent circuit, so these

## Horizontal transfer clock equivalent circuit

 are omitted from the equivalent circuit diagram.Vertical transfer clock equivalent circuit
Reset gate clock equivalent circuit

## Drive Clock Waveform Conditions

(1) Readout clock waveform

(2) Vertical transfer clock waveform
(
$\mathrm{VVH}_{\mathrm{V}}=\left(\mathrm{VVH}_{1}+\mathrm{VVH}_{2}\right) / 2$
$\mathrm{VVL}=\left(\mathrm{VVL3}+\mathrm{VVL4}^{2}\right) / 2$
$\mathrm{V} \phi \mathrm{V}=\mathrm{V} \mathrm{vHn}-\mathrm{Vv} \mathrm{Ln}(\mathrm{n}=1$ to 4$)$

## (3) Horizontal transfer clock waveform



Cross-point voltage for the $\mathrm{H} \phi 1 \beta$ rising side of the horizontal transfer clocks $\mathrm{H}_{\phi 1 \beta}$ and $\mathrm{H} \phi 2 \beta$ waveforms is V cr. The overlap period for twh and twl of horizontal transfer clocks $\mathrm{H} \phi 1 \beta$ and $\mathrm{H} \phi 2 \beta$ is two. ( $\beta=\mathrm{A}, \mathrm{B}$ )
(4) Reset gate clock waveform


Vrglu is the maximum value and Vrgll is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.
In addition, Vrgl is the average value of Vrglh and Vrgll.

$$
V_{\text {RGL }}=\left(V_{\text {rGLH }}+V_{\text {RGLL }}\right) / 2
$$

Assuming $\mathrm{V}_{\mathrm{RGH}}$ is the minimum value during the interval twh, then:
V $\phi$ RG $=$ VRGH - Vrgl
Negative overshoot level during the falling edge of RG is VRGLm.

## (5) Substrate clock waveform



Clock Switching Characteristics (Horizontal drive frequency: 28.6364 MHz )

| Item | Symbol | twh |  |  | twl |  |  | tr |  |  | tf |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Readout clock | $\mathrm{V}^{\text {T }}$ | 3.3 | 3.5 |  |  |  |  |  | 0.5 |  |  | 0.5 |  | $\mu \mathrm{S}$ | During readout |
| Vertical transfer clock | $\mathrm{V} \phi 1, \mathrm{~V} \phi 4$, $\mathrm{V} \phi 2 \alpha, \mathrm{~V} \phi 3 \alpha$ ( $\alpha=A$ to $C$ ) |  |  |  |  |  |  |  |  |  | 15 |  | 400 | ns | *1 |
| Horizontal transfer clock | $H \phi 1 \beta(\beta=A, B)$ | 10 | 12.5 |  | 10 | 12.5 |  |  | 5 | 7.5 |  | 5 | 7.5 | ns | *2 |
|  | Нф2 $2(\beta=A, B)$ | 10 | 12.5 |  | 10 | 12.5 |  |  | 5 | 7.5 |  | 5 | 7.5 |  |  |
| Reset gate clock | $\phi R G$ | 4 | 7 |  |  | 24 |  |  | 2 |  |  | 3 |  | ns |  |
| Substrate clock | $\phi S U B$ |  | 2.1 |  |  |  |  |  |  | 0.5 |  |  | 0.5 | $\mu \mathrm{S}$ | During drain charge |


| Item | Symbol | two |  | Unit | Remarks |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |  |  |
| Horizontal <br> transfer clock | $\mathrm{H} \phi 1 \mathrm{~A}, \mathrm{H} \phi 1 \mathrm{~B}$, <br> $\mathrm{H} \phi 2 \mathrm{~A}, \mathrm{H} \phi 2 \mathrm{~B}$ | 8 | 10 |  | ns |  |

Clock Switching Characteristics (Horizontal drive frequency: 36 MHz )

| Item | Symbol | twh |  |  | twl |  |  | tr |  |  | tf |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Readout clock | $\mathrm{V}_{\mathrm{T}}$ | 4.0 | 4.2 |  |  |  |  |  | 0.5 |  |  | 0.5 |  | $\mu \mathrm{s}$ | During readout |
| Vertical transfer clock | V $\phi 1$, $\mathrm{V}_{\phi 4}$, $\mathrm{V} \phi 2 \alpha, \mathrm{~V} \phi 3 \alpha$ ( $\alpha=A$ to $C$ ) |  |  |  |  |  |  |  |  |  | 15 |  | 400 | ns | *1 |
| Horizontal transfer clock | $H \phi 1 \beta(\beta=A, B)$ | 8 | 9 |  | 8 | 9 |  |  | 5 | 6 |  | 5 | 6 | ns | *2 |
|  | Нф2 ${ }^{(\beta=A, B)}$ | 8 | 9 |  | 8 | 9 |  |  | 5 | 6 |  | 5 | 6 |  |  |
| Reset gate clock | $\phi \mathrm{RG}$ | 4 | 5.5 |  |  | 8 |  |  | 2 |  |  | 3 |  | ns |  |
| Substrate clock | $\phi S U B$ |  | 1.67 |  |  |  |  |  |  | 0.25 |  |  | 0.25 | $\mu \mathrm{s}$ | During drain charge |


| Item | Symbol | two |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |  |

*1 When two vertical transfer clock drivers CXD3400N are used.
*2 $\mathrm{tf} \geq \operatorname{tr}-2 n s$, and the cross-point voltage ( $\mathrm{V} C \mathrm{R}$ ) for the $\mathrm{H}_{\phi 1 \beta}(\beta=\mathrm{A}, \mathrm{B})$ rising side of the $\mathrm{H}_{\phi 1 \beta}$ and $\mathrm{H}_{\phi 2} \beta$ waveforms must be $\mathrm{V} \phi \mathrm{H} / 2$ [ V ] or more.

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)


Image Sensor Characteristics
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sensitivity | S | 335 | 420 | 545 | mV | 1 | 1/30s accumulation |  |
| Saturation signal | Vsat | 400 |  |  | mV | 2 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ | No line addition*2 |
|  | Vsat2*1 | 400 |  |  |  |  |  | 2-line addition*3 |
| Smear | Sm |  | -100 | -92 | dB | 3 | Progressive scan mode*4 |  |
|  |  |  | -94 | -86 |  |  | 2/4-line readout mode*5 |  |
|  |  |  | -88 | -80 |  |  | 2/8-line readout mode*6 |  |
| Video signal shading | SH |  |  | 20 | \% | 4 | Zone 0 and I |  |
|  |  |  |  | 25 |  |  | Zone 0 to II' |  |
| Dark signal | Vdt |  |  | 8 | mV | 5 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 14.985$ frame/s |  |
| Dark signal shading | $\Delta \mathrm{Vdt}$ |  |  | 2 | mV | 6 | Ta $=60^{\circ} \mathrm{C}, 14.985$ frame/s, ${ }^{\text {\% }}$ |  |
| Lag | Lag |  |  | 0.5 | \% | 7 |  |  |

[^1]
## Zone Definition of Video Signal Shading



## Measurement System



Note) Adjust the AMP gain so that the gain between [*A] and [*B] equals 1.

## Readout modes

The diagrams below and on the following pages show the output methods for the following nine readout modes.

| Progressive scan mode | 2/8-line readout mode | 2/4-line readout mode |
| :---: | :---: | :---: |
|  <br> vout | 16 (V2C/V3C) 15 (V2C/V3C) 14 (V2A/V3A) 13 (V2B/V3B) 12 (V2C/V3C) 11 (V2C/V3C) 10 (V2B/V3B) 9 (V2A/V3A) 8 (V2C/V3C) 7 (V2C/V3C) 6 (V2A/V3A) 5 (V2B/V3B) 4 (V2C/V3C) 3 (V2C/V3C) <br> 2 (V2B/V3B) <br> 1 (V2A/V3A) |  |

Note) Blacked out portions in the diagram indicate pixels which are not read out.
Output starts from line 1 in $2 / 8$-line decimation mode.

1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in $1 / 14.985$ s.
All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.
2. 2/8-line readout mode

All effective area signals are output in approximately $1 / 30$ s by reading out the signals for only two out of eight lines (1st and 6th lines, 9th and 14th lines).
This readout mode emphasizes processing speed over vertical resolution, making it suitable for AE/AF and other control and for checking images on LCD viewfinders.
3. 2/4-line readout mode

All effective area signals are output in approximately $1 / 20$ s by reading out the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on).

| 2 -line addition mode | Center scan mode (1) | Center scan mode (2) |
| :---: | :---: | :---: |
|  |  |  |

Note) Blacked out portions in the diagram indicate pixels which are not read out.
After reading out the pixels indicated by $\leftarrow$ and transferring two lines, the pixels indicated by
$\longleftarrow$ are read out and two pixels of the same color are added by the vertical transfer block.
4. 2-line addition mode

In this mode, the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out, the vertical register is shifted by 2 bits, and then the signals of the remaining two out of the four lines ( 1 st and 2 nd lines, 5 th and 6 th lines, and so on) are read out and added within the vertical register. All effective area signals are output in approximately $1 / 20$ s.
5. Center scan mode (1)

In this mode, the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out. The undesired portions are swept by vertical register high-speed transfer, and the vertical 1136 -pixel region in the center of the picture is output by the above readout method. The number of output lines is 568 lines at 36 MHz , and 434 lines at 28.6364 MHz . The frame rate is increased (approximately 30 frames/s) by setting the number of output lines to that of VGA mode, making this mode suitable for VGA moving pictures. (However, the angle of view decreases.)
6. Center scan mode (2)

In this mode, the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out, the vertical register is shifted by 2 bits, and then the signals of the remaining two out of the four lines (1st and 2nd lines, 5th and 6th lines, and so on) are read out and added within the vertical register. The undesired portions are swept by vertical register high-speed transfer, and the vertical 1136-pixel region in the center of the picture is output by the above readout method. The number of output lines is 568 lines at 36 MHz , and 434 lines at 28.6364 MHz . The frame rate is increased (approximately 30 frames/s) by setting the number of output lines to that of VGA mode, making this mode suitable for VGA moving pictures. (However, the angle of view decreases.)


Note) Blacked out portions in the diagram indicate pixels which are not read out.
7. Center scan mode (3)

This is the center scan mode using the progressive scan method.
The undesired portions are swept by vertical register high-speed transfer, and the picture center is cut out.
The number of output lines is 580 lines at 36 MHz , and 444 lines at 28.6364 MHz .
8. AF mode (1)

In this mode, the undesired portions are swept by vertical register high-speed transfer, and the vertical 940 -pixel region in the center of the picture is output in approximately $1 / 60$ s by reading out the signals for only two out of eight lines (1st and 6th lines, 9th and 14th lines). The number of output lines is 235 lines at 36 MHz , and 170 lines at 28.6364 MHz . This mode aims for even faster AF control than $2 / 8$-line readout mode.
9. AF mode (2)

In this mode, the undesired portions are swept by vertical register high-speed transfer, and the vertical 300-pixel region in the center of the picture is output in approximately $1 / 120$ s by reading out the signals for only two out of eight lines (1st and 6th lines, 9th and 14th lines). The number of output lines is 75 lines at 36 MHz , and 43 lines at 28.6364 MHz . This mode aims for even faster AF control than $2 / 8$-line readout mode.

## Center scan and AF modes



## Description of Center Scan and AF Mode Operation

The center scan and AF modes realize high frame rates by sweeping the top and bottom of the picture with high-speed transfer and cutting out the center of the picture.
The various readout modes during center scan and AF operation are described below.

- AF modes

AF mode (1), (2): The output method is the same as readout in $2 / 8$-line readout mode.

- Center scan modes

Center scan mode (1): The output method is the same as $2 / 4$-line readout mode.
Center scan mode (2): The output method consists of 2 -line addition readout whereby the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out, the vertical register is shifted by 2 bits, and then the signals of the remaining two out of the four lines (1st and 2nd lines, 5th and 6th lines, and so on) are read out and added within the vertical register.
Center scan mode (3): The output method is the same as progressive scan mode.
The readout method, frame rate, number of output lines and other information for each readout mode are shown in the table below.

| Mode | Readout method | Addition <br> method | Frame rate (frame/s) |  | Number of output <br> effective pixel data <br> lines |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 28.6 MHz | 36 MHz | 28.6 MHz | 36 MHz |
| Progressive scan mode | Progressive scan | None | 9.99 | 14.985 | 1220 | 1220 |
| 2/8-line readout mode | 2/8-line readout | None | 29.97 | 29.97 | 305 | 305 |
| 2/4-line readout mode | 2/4-line readout | None | 19.98 | 19.98 | 610 | 610 |
| 2-line addition mode | 2/4-line readout | Vertical 2-line | 19.98 | 19.98 | 1220 | 1220 |
| Center scan mode (1) | 2/4-line readout | None | 29.97 | 29.97 | 434 | 568 |
| Center scan mode (2) | 2-line addition readout | Vertical 2-line | 29.97 | 29.97 | 434 | 568 |
| Center scan mode (3) | Progressive scan | None | 29.97 | 29.97 | 444 | 580 |
| AF mode (1) | 2/8-line readout | None | 59.94 | 59.94 | 170 | 235 |
| AF mode (2) | 2/8-line readout | None | 119.88 | 119.88 | 43 | 75 |

## © Measurement conditions

(1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the progressive scan readout mode is used.
(2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level $(\mathrm{OB})$ is used as the reference for the signal output, which is taken as the value measured at point [ ${ }^{*} \mathrm{~B}$ ] of the measurement system.

## () Definition of standard imaging conditions

(1) Standard imaging condition I:

Use a pattern box (luminance: $706 \mathrm{~cd} / \mathrm{m}^{2}$, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S ( $\mathrm{t}=1.0 \mathrm{~mm}$ ) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
(2) Standard imaging condition II:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens with CM500S $(t=1.0 \mathrm{~mm})$ as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to the standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of $1 / 100$ s, measure the signal output $\left(V_{s}\right)$ at the center of the screen, and substitute the values into the following formulas.
$\mathrm{S}=\mathrm{V} \mathrm{s} \times \frac{100}{30}[\mathrm{mV}]$
2. Saturation signal

Set to the standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the $G$ chanel signal output, 150 mV , measure the minimum values of the signal outputs.
3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150 mV . After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $\mathrm{Vsm}[\mathrm{mV}]$ ) of the signal outputs, and substitute the values into the following formula. Smear in modes other than progressive scan mode is calculated from the storage time and signal addition method. As a result, 2 -line addition mode and center scan modes (2) and (3) are the same as progressive scan mode, $2 / 4$-line readout mode and center scan mode (1) are two times progressive scan mode, and $2 / 8$-line readout mode and AF modes (1) and (2) are four times progressive scan mode.
$S m=20 \times \log \left(\frac{V s m}{200} \times \frac{1}{500} \times \frac{1}{10}\right)[d B](1 / 10 \mathrm{~V}$ method conversion value $)$
4. Video signal shading

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the signal output is 150 mV . Then measure the maximum value (Vmax $[\mathrm{mV}]$ ) and minimum value ( $\mathrm{Vmin}[\mathrm{mV}]$ ) of the $G$ signal output and substitute the values into the following formula.
$\mathrm{SH}=(\mathrm{Vmax}-\mathrm{Vmin}) / 150 \times 100[\%]$
5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of $60^{\circ} \mathrm{C}$ and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.
6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.
$\Delta \mathrm{Vdt}=\mathrm{Vdmax}-\mathrm{Vdmin}[\mathrm{mV}]$
7. Lag

Adjust the signal output generated by the strobe light to 150 mV . After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.
$\operatorname{Lag}=(\mathrm{Vlag} / 150) \times 100[\%]$


Drive Circuit




Drive Timing Chart (Vertical Sync) Progressive Scan Mode
"a" enlarged


"b" enlarged



"a" enlarged



Note) The 871 H horizontal period at 36 MHz is 900 clk ; the 693 H horizontal period at 28 MHz is 810 clk .

"a" enlarged



"a" enlarged





Drive Timing Chart (Vertical Sync)
"b" enlarged

"b" enlarged

－68－




## Drive Timing Chart (Vertical Sync)

"a" enlarged

"b" enlarged


## Drive Timing Chart (Vertical Sync)

"b" enlarged



Drive Timing Chart (Vertical Sync)
"d" enlarged


Drive Timing Chart (Vertical Sync)
"d" enlarged



Note) The 498 H horizontal period is 1260 clk .


Note) The 626 H horizontal period is 1200 clk .


"b" enlarged

"b" enlarged

"d" enlarged

"d" enlarged



"b" enlarged


Drive Timing Chart (Vertical Sync) AF Mode (1)/(36MHz)
"b" enlarged


Drive Timing Chart (Vertical Sync)
"d" enlarged




Note) The 102 H horizontal period is 1323 clk .


Note) The 128 H horizontal period is 1596 clk .

## Drive Timing Chart (Vertical Sync)

 AF Mode (2)/(28.6MHz)"b" enlarged


## Drive Timing Chart (Vertical Sync)

"b" enlarged



Drive Timing Chart (Vertical Sync)


Drive Timing Chart (Horizontal Sync) AF Modes (1) and (2)

"a" enlarged


## Notes of Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
a) Either handle bare handed or use non-chargeable gloves, clothes or material.

Also use conductive shoes.
b) When handling directly use an earth band.
c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
d) Ionized air is recommended for discharge when handling CCD image sensors.
e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
2) Soldering
a) Make sure the package temperature does not exceed $80^{\circ} \mathrm{C}$.
b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30 W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.
3) Dust and dirt protection Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.
a) Perform all assembly operations in a clean room (class 1000 or less).
b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
4) Installing (attaching)
a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)

b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)
5) Others
a) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.

Structure A


Structure B


Cross section of lead frame


The cross section of lead frame can be seen on the side of the package for structure A.

20 pin DIP



[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

[^1]:    *1 Vsat2 is the saturation signal level in 2-line addition mode, and is 200 mV per pixel.
    *2 Progressive scan mode, $2 / 8$-line readout mode, $2 / 4$-line readout mode, and center scan modes (1) and (3).
    *3 2 -line addition mode and center scan mode (2)
    (2).
    *4 Same for 2 -line addition mode and center scan modes (2) and (3).
    *5 Same for center scan mode (1).
    *6 Same for AF modes (1) and (2).
    *7 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

