



68040 FEATURES


- Selection of Processor Speeds: 25, 33MHz
- Military Temperature Range: - 55°C to +125°C
- Packaging
 - 179 pin Ceramic PGA (P4)
 - 184 lead Ceramic Quad Flatpack, CQFP (Q4)
- 6-Stage Pipeline, 68030-Compatible IU
- 68881/68882-Compatible FPU
- Independent Instruction and Data MMUs
- Simultaneously Accessible, 4-Kbyte Physical Instruction Cache and 4-Kbyte Physical Data Cache
- Low-Latency Bus Accesses for Reduced Cache Miss Penalty
- Multimaster/Multiprocessor Support via Bus Snooping
- Concurrent IU, FPU, MMU, and Bus Controller Operation Maximizes Throughput
- 32-Bit, Nonmultiplexed External Address and Data Buses with Synchronous Interface


- User Object-Code Compatible with all Earlier 68000 Microprocessors
- 4-GigaByte Direct Addressing Range

DESCRIPTION


The WC32P040 is a 68000-compatible, high-performance, 32-bit microprocessor. The WC32P040 is a virtual memory microprocessor employing multiple concurrent execution units and a highly integrated architecture that provides very high performance in a monolithic HCMOS device. It has a 68030-compatible integer unit (IU) and two independent caches. The WC32P040 contains dual, independent, demand-paged memory management units (MMUs) for instruction and data stream access and independent, 4-Kbyte instruction and data caches. The WC32P040 has a 68881/68882-compatible floating-point unit (FPU).

FIG. 1
BLOCK DIAGRAM



**FIG. 2 PIN CONFIGURATION FOR WC32P040-XXM, CQFP (Q4)**

Pin Group	GND	Vcc
PLL	17,22,24	19,21
Internal Logic	5,8,10,27,28,33,55,68,95,108,121,130,135,162,174	9,32,56,69,81,94,100,109,122,136,149,161,175
Output Drivers	16,20,25,40,46,52,59,65,72,78,84,85,91,98,105,112,118,125,132,139,140,146,152,158,165,171,178,184	43,49,62,75,88,102,115,128,143,155,168,181

**FIG. 3** PIN CONFIGURATION FOR WC32P040-XXM, PGA (P4)



DATA FORMATS

The WC32P040 supports the basic data formats of the 68000 family. Some data formats apply only to the IU, some only to the FPU, and some to both. In addition, the instruction set supports operations on other data formats such as memory addresses.

DATA FORMATS

Operand Data Format	Size	Supported In	Notes
Bit	1 Bit	IU	—
Bit Field	1-32 Bits	IU	Field of Consecutive Bits
Binary-Coded Decimal (BCD)	8 Bits	IU	Packed: 2 Digits/Byte; Unpacked: 1 Digit/Byte
Byte Integer	8 Bits	IU, FPU	—
Word Integer	16 Bits	IU, FPU	—
Long-Word Integer	32 Bits	IU, FPU	—
Quad-Word Integer	64 Bits	IU	Any Two Data Registers
16-Byte	128 Bits	IU	Memory Only, Aligned to 16-Byte Boundary
Single-Precision Real	32 Bits	FPU	1-Bit Sign, 8-Bit Exponent, 23-Bit Fraction
Double-Precision Real	64 Bits	FPU	1-Bit Sign, 11-Bit Exponent, 52-Bit Fraction
Extended-Precision Real	80 Bits	FPU	1-Bit Sign, 15-Bit Exponent, 64-Bit Mantissa

ADDRESSING

The WC32P040 supports the basic addressing modes of the 68000 family. The register indirect addressing modes support postincrement, predecrement, offset, and indexing. The program counter indirect mode also has indexing and offset capabilities.

ADDRESSING MODES

Addressing	Syntax
Register Direct Data Register Direct Address Register Direct	Dn An
Register Indirect Address Register Indirect Address Register Indirect with Postincrement Address Register Indirect with Predecrement Address Register Indirect with Displacement	(An) (An) + - (An) (d16,An)
Register Indirect with Index Address Register Indirect with Index (8-Bit Displacement) Address Register Indirect with Index (Base Displacement)	(ds,An,Xn) (bd,An,Xn)
Memory Indirect Memory Indirect Postindexed Memory Indirect Preindexed	((bd,An),Xn,od) ((bd,An,Xn),od)
Program Counter Indirect with Displacement	(d16,PC)
Program Counter Indirect with Index PC Indirect with Index (8-Bit Displacement) PC Indirect with Index (Base Displacement)	(ds,PC,Xn) (bd,PC,Xn)
Program Counter Memory Indirect PC Memory Indirect Postindexed PC Memory Indirect Preindexed	((bd,PC),Xn,od) ((bd,PC,Xn),od)
Absolute Absolute Short Absolute Long	(xxx).W (xxx).L
Immediate	#<xxxx>

INSTRUCTION SET SUMMARY

Opcode	Operation	Syntax
ABCD	BCD Source + BCD Destination + X $\blacktriangleright$ Destination	ABCD Dy,Dx ABCD -(Ay),-(Ax)
ADD	Source + Destination $\blacktriangleright$ Destination	ADD <ea>,Dn ADD Dn,<ea>
ADDA	Source + Destination $\blacktriangleright$ Destination	ADDA <ea>,An
ADDI	Immediate Data + Destination $\blacktriangleright$ Destination	ADDI #<data>,<ea>
ADDQ	Immediate Data + Destination $\blacktriangleright$ Destination	ADDQ #<data>,<ea>
ADDX	Source + Destination + X $\blacktriangleright$ Destination	ADDX Dy,Dx ADDX -(Ay),-(Ax)
AND	Source $\wedge$ Destination $\blacktriangleright$ Destination	AND <ea>,Dn AND Dn,<ea>
ANDI	Immediate Data $\wedge$ Destination $\blacktriangleright$ Destination	ANDI #<data>,<ea>
ANDI to CCR	Source $\wedge$ CCR $\blacktriangleright$ CCR	ANDI #<data>,CCR
ANDI to SR	If supervisor state then Source $\wedge$ SR $\blacktriangleright$ SR else TRAP	ANDI #<data>,SR
ASL,ASR	Destination Shifted by count $\blacktriangleright$ Destination	ASd Dx,Dy ⁽¹⁾ ASd #<data>,Dy ⁽¹⁾ ASd <ea> ⁽¹⁾
Bcc	If condition true then PC + dn $\blacktriangleright$ PC	Bcc <label>



INSTRUCTION SET SUMMARY (cont.)

Opcode	Operation	Syntax
BCHG	~(bit number of Destination) $\blacklozenge$ Z; ~(bit number of Destination) $\blacklozenge$ (bit number) of Destination	BCHG Dn,<ea> BCHG #<data>,<ea>
BCLR	~(bit number of Destination) $\blacklozenge$ Z; 0 $\blacklozenge$ bit number of Destination	BCLR Dn,<ea> BCLR #<data>,<ea>
BFCHG	~(bit field of Destination) $\blacklozenge$ bit field of Destination	BFCHG <ea> {offset:width}
BFCLR	0 $\blacklozenge$ bit field of Destination	BFCLR <ea> {offset:width}
BFEXTS	bit field of Source $\blacklozenge$ Dn	BFEXTS <ea> {offset:width}, Dn
BFEXTU	bit offset of Source $\blacklozenge$ Dn	BFEXTU <ea> {offset:width}, Dn
BFFFO	bit offset of Source Bit Scan $\blacklozenge$ Dn	BFFFO <ea> {offset:width}, Dn
BFINS	Dn $\blacklozenge$ bit field of Destination	BFINS Dn,<ea> {offset:width}
BFSET	1s $\blacklozenge$ bit field of Destination	BFSET <ea> {offset:width}
BFTST	bit field of Destination	BFTST <ea> {offset:width}
BKPT	Run breakpoint acknowledge cycle; TRAP as illegal instruction	BKPT #<data>
BRA	PC+dn $\blacklozenge$ PC	BRA <label>
BSET	~(bit number of Destination) $\blacklozenge$ Z; 1 $\blacklozenge$ bit number of Destination	BSET Dn,<ea> BSET #<data>,<ea>
BSR	SP - 4 $\blacklozenge$ SP; PC $\blacklozenge$ (SP); PC + dn $\blacklozenge$ PC	BSR <label>
BTST	~(bit number of Destination) $\blacklozenge$ Z	BTST Dn,<ea> BTST #<data>,<ea>
CAS	CAS Destination – Compare Operand $\blacklozenge$ cc; if Z, Update Operand $\blacklozenge$ Destination else Destination $\blacklozenge$ Compare Operand	CAS Dc,Du,<ea>
CAS2	CAS2 Destination 1 – Compare 1 $\blacklozenge$ cc; if Z, Destination 2 – Compare $\blacklozenge$ cc; if Z, Update 1 $\blacklozenge$ Destination 1; Update 2 $\blacklozenge$ Destination 2 else Destination 1 $\blacklozenge$ Compare 1; Destination 2 $\blacklozenge$ Compare 2	CAS2 Dc1-Dc2,Du1-Du2,(Rn1)-(Rn2)
CHK	If Dn < 0 or Dn > Source then TRAP	CHK <ea>,Dn
CHK2	If Rn < LB or If Rn > UB then TRAP	CHK2 <ea>,Rn
CINV	If supervisor state then invalidate selected cache lines else TRAP	CINVL <cache>, (An) CINV <cache>, (An) CINV <cache>
CLR	0 $\blacklozenge$ Destination	CLR <ea>
CMP	Destination – Source $\blacklozenge$ cc	CMP <ea>,Dn
CMPA	Destination – Source	CMPA <ea>,An
CMPI	Destination – Immediate Data	CMPI #<data>,<ea>
CMPM	Destination – Source $\blacklozenge$ cc	CMPM (Ay)+,(Ax)+
CMP2	Compare Rn < LB or Rn > UB and Set Condition Codes	CMP2 <ea>,Rn
CPUSH	If supervisor state then it data cache push selected dirty data cache lines; invalidate selected cache lines else TRAP	CPUSHL <cache>,(An) CPUSH <cache>,(An) CPUSHA <cache>
DBcc	If condition false then (Dn-1 $\blacklozenge$ Dn; if (Dn $\neq$ -1 then PC + dn PC)	DBcc Dn,<label>
DIVS, DIVSL	Destination + Source $\blacklozenge$ Destination	DIVS.W <ea>,Dn 32 + 16 $\blacklozenge$ 16r:16q DIVS.L <ea>,Dq 32 + 32 $\blacklozenge$ 32q DIVS.L <ea>,Dr:Dq 64 + 32 $\blacklozenge$ 32r:32q DIVSL.L <ea>,Dr:Dq 32 + 32 $\blacklozenge$ 32r:32q
DIVU, DIVUL	Destination + Source $\blacklozenge$ Destination	DIVU.W <ea>,Dn 32 + 16 $\blacklozenge$ 16r:16q DIVU.L <ea>,Dq 32+32 $\blacklozenge$ 32q DIVU.L <ea>,Dr:Dq 64 + 32 $\blacklozenge$ 32r:32q DIVUL.L <ea>,Dr:Dq 32 + 32 $\blacklozenge$ 32r:32q
EOR	Source $\oplus$ Destination $\blacklozenge$ Destination	EOR Dn,<ea>
EORI	Immediate Data $\oplus$ Destination $\blacklozenge$ Destination	EORI #<data>,<ea>
EORI to CCR	Source $\oplus$ CCR $\blacklozenge$ CCR	EORI #<data>,CCR



INSTRUCTION SET SUMMARY (cont.)

Opcode	Operation	Syntax
EORI to SR	If supervisor state	EORI #<data>,SR then Source $\oplus$ SR $\blacktriangleright$ SR else TRAP
EXG	Rx $\blacktriangleright$ Ry	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay,Dx
EXT,EXTB	Destination Sign – Extended $\blacktriangleright$ Destination	EXT.W Dn extend byte to word EXT.L L Dn extend word to long word EXTB.L Dn extend byte to long word
FABS	Absolute Value of Source $\blacktriangleright$ FPn	FABS.<fmt> <ea>,FPn FABS.X FPm,FPn FABS.X FPn FrABS.<fmt> <ea>,FPn ⁽²⁾ FrABS.X FPm,FPn ⁽²⁾ FrABS.X FPn ⁽³⁾
FADD	Source + FPn $\blacktriangleright$ FPn	FADD.<fmt> <ea>,FPn FADD.X FPm,FPn FrADD.<fmt> <ea>,FPn ⁽²⁾ FrADD.X FPm,FPn ⁽²⁾
FBcc	If condition true then PC + dn $\blacktriangleright$ PC	FBcc.SIZE <label>
FCMP	FPn – Source	FCMP.<fmt> <ea>,FPn FCMP.X FPm,FPn
FDBcc	If condition true then no operation else Dn-1 $\blacktriangleright$ Dn if Dn $\neq$ -1 then PC + dn $\blacktriangleright$ PC else execute next instruction	FDBcc Dn,<label>
FDIV	FPn + Source $\blacktriangleright$ FPn	FDIV.<fmt> <ea>,FPn FDIV.X FPm,FPn FrDIV.<fmt> <ea>,FPn ⁽²⁾ FrDIV.X FPm,FPn ⁽²⁾
FMOVE	Source $\blacktriangleright$ Destination	FMOVE.<fmt> <ea>,FPn FMOVE.<fmt> FPM,<ea> FMOVE.P FPm,<ea>{Dn} FMOVE.P FPm,<ea>{#k} FrMOVE.<fmt> <ea>,FPn ⁽²⁾
FMOVE	Source $\blacktriangleright$ Destination	FMOVE.L <ea>,FPcr FMOVE.L FPcr,<ea>
FMOVEM	Register List $\blacktriangleright$ Destination Source $\blacktriangleright$ Register List	FMOVEM.X <list>,<ea> ⁽³⁾ FMOVEM.X Dn,<ea> FMOVEM.X <ea>,<list> ⁽³⁾ FMOVEM.X <ea>,Dn
FMOVEM	Register List $\blacktriangleright$ Destination Source $\blacktriangleright$ Register List	FMOVEM.L <list>,<ea> ⁽⁴⁾ FMOVEM.L <ea>,<list> ⁽⁴⁾
FMUL	Source x FPn $\blacktriangleright$ FPn	FMUL.<fmt> <ea>,FPn FMUL.X FPm,FPn FrMUL.<fmt> <ea>,FPn ⁽²⁾ FrMUL.X FPm,FPn ⁽³⁾
FNEG	–(Source) $\blacktriangleright$ FPn	FNEG.<fmt> <ea>,FPn FNEG.X FPm,FPn FNEG.X FPn FrNEG.<fmt> <ea>,FPn ⁽²⁾ FrNEG.X FPm,FPn ⁽²⁾ FrNEG.X FPn ⁽²⁾
FNOP	None	FNOP
FRESTORE	If in supervisor state then FPU State Frame $\blacktriangleright$ Internal State else TRAP	FRESTORE <ea>



INSTRUCTION SET SUMMARY (cont.)

Opcode	Operation	Syntax
FSAVE	If in supervisor state then FPU Internal State ♦ State Frame else TRAP	FSAVE <ea>
FScC	If condition true then 1s ♦ Destination else 0s ♦ Destination	FScC.SIZE <ea>
FSGLDIV	FPn ÷ Source ♦ FPn	FSGLDIV.<fmt> <ea>,FPn FSGLDIV.X FPm,FPn
FSGLMUL	Source x FPn ♦ FPn	FSGMUL.<tmt> <ea>,FPn FSGLMUL.X FPm, FPn
FSQRT	Square Root of Source ♦ FPn	FSQRT.<fmt> <ea>,FPn FSQRT.X FPm,FPn FSQRT.X FPn FrSQRT.<fmt> <ea>,FPn ⁽²⁾ FrSQRT FPm,FPn ⁽²⁾ FrSQRT FPn ⁽²⁾
FSUB	FPn – Source ♦ FPn	FSUB.<fmt> <ea>,FPn FSUB.X FPm,FPn FrSUB.<tmt> <ea>,FPn ⁽²⁾ FrSUB.X FPm,FPn ⁽²⁾
FTRAPcc	If condition true then TRAP	FTRAPcc FTRAPcc.W #<data> FTRAPcc.L #<data>
FTST	Condition Codes tor Operand ♦ FPCC	FTST.dmt> <ea> FTST.X FPm
ILLEGAL	SSP – 2 ♦ SSP; Vector Offset ♦ (SSP); SSP – 4 ♦ SSP; PC ♦ (SSP); SSp – 2 ♦ SSP; SR ♦ (SSP) Illegal Instruction Vector Address ♦ PC	ILLEGAL
JMP	Destination Address ♦ PC	JMP <ea>
JSR	SP – 4 ♦ SP; PC ♦ (SP) Destination Address ♦ PC	JSR <ea>
LEA	<ea> ♦ An	LEA <ea>,An
LINK	SP – 4 ♦ SP;An ♦ (SP) SP ♦ An, SP + d ♦ SP	LINK An,dn
LSL,LSR	Destination Shifted by count ♦ Destination	LSd Dx,Dy ⁽¹⁾ LSd #<data>,Dy ⁽¹⁾ LSd <ea> ⁽¹⁾
MOVE	Source ♦ Destination	MOVE <ea>,<ea>
MOVEA	Source ♦ Destination	MOVEA <ea>, An
MOVE from CCR	CCR ♦ Destination	MOVE CCR,<ea>
MOVE to CCR	Source ♦ CCR	MOVE <ea>,CCR
MOVE from SR	If supervisor state then SR ♦ Destination else TRAP	MOVE SR,<ea>
MOVE to SR	If supervisor state then Source ♦ SR else TRAP	MOVE <ea>,SR
MOVE USP	If supervisor state then USP ♦ An or An ♦ USP else TRAP	MOVE USP,An MOVE An,USP
MOVE16	Source block ♦ Destination block	MOVE16 (Ax)+, (Ay)+ ⁽⁵⁾ MOVE16 (xxx).L, (An) MOVE16 (An), (xxx).L MOVE16 (An)+, (xxx).L
MOVEC	If supervisor state then Rc ♦ Rn or Rn ♦ Rc else TRAP	MOVEC Rc,Rn MOVEC Rn,Rc
MOVEM	Registers ♦ Destination Source ♦ Registers	MOVEM <list>,<ea> ⁽³⁾ MOVEM <ea>,<list> ⁽³⁾
MOVEP	Source ♦ Destination	MOVEP Dx,(dn,Ay) MOVEP (dn,Ay),Dx



INSTRUCTION SET SUMMARY (cont.)

Opcode	Operation	Syntax
MOVEQ	Immediate Data $\blacktriangleright$ Destination	MOVEQ #<data>,Dn
MOVES	If supervisor state then Rn $\blacktriangleright$ Destination [DFC] or Source [SFC] $\blacktriangleright$ Rn else TRAP	MOVES Rn,<ea> MOVES <ea>,Rn
MULS	Source x Destination $\blacktriangleright$ Destination	MULS.W <ea>,Dn 16 x 16 $\blacktriangleright$ 32 MULS.L <eai>,DI 32 x 32 $\blacktriangleright$ 32 MULS.L <ea>,Dh-DI 32 x 32 $\blacktriangleright$ 64
MULU	Source x Destination $\blacktriangleright$ Destination	MULU.W <ea>,Dn 16 x 16 $\blacktriangleright$ 32 MULU.L <ea>,DI 32 x 32 $\blacktriangleright$ 32 MULU.L <ea>,Dh-DI 32 x 32 $\blacktriangleright$ 64
NBCD	0 – (Destination10) – X $\blacktriangleright$ Destination	NBCD <ea>
NEG	0 – (Destination) $\blacktriangleright$ Destination	NEG <ea>
NEGX	0 – (Destination) – X $\blacktriangleright$ Destination	NEGX <ea>
NOP	None	NOP
NOT	~ Destination $\blacktriangleright$ Destination	NOT <ea>
OR	Source V Destination $\blacktriangleright$ Destination	OR <ea>,Dn OR Dn,<ea>
ORI	Immediate Data V Destination $\blacktriangleright$ Destination	ORI #<data>,<ea>
ORI to CCR	Source V CCR $\blacktriangleright$ CCR	ORI #<data>,CCR
ORI to SR	If supervisor state then Source V SR $\blacktriangleright$ SR else TRAP	ORI #<data>,SR
PACK	Source (Unpacked BCD) + adjustment $\blacktriangleright$ Destination (Packed BCD)	PACK -(Ax),-(Ay),#(adjustment) PACK Dx,Dy,#(adjustment)
PEA	SP – 4 $\blacktriangleright$ SP; <ea> $\blacktriangleright$ (SP)	PEA <ea>
PFLUSH	If supervisor state then invalidate instruction and data ATC entries for destination address else TRAP	PFLUSH (An) PFLUSHN (An) PFLUSHA PFLUSHAN
PTEST	If supervisor state then logical address status $\blacktriangleright$ MMUSR; entry $\blacktriangleright$ ATC else TRAP	PTESTR (An) PTESTW (An)
RESET	If supervisor state then Assert RST0 Line else TRAP	RESET
ROL, ROR	Destination Rotated by count $\blacktriangleright$ Destination	ROld Rx,Dy(1) ROld #<data>,Dy(1)
ROXL, ROXR	Destination Rotated with X by count $\blacktriangleright$ Destination	ROXd Dx,Dy(1) ROXd #<data>,Dy(1) ROXd <ea>(1)
RTD	(SP) $\blacktriangleright$ PC; SP + 4 + dn $\blacktriangleright$ SP	RTD #(dn)
RTE	If supervisor state then (SP) $\blacktriangleright$ SR; SP + 2 $\blacktriangleright$ SP; (SP) $\blacktriangleright$ PC; SP + 4 $\blacktriangleright$ SP; restore state and deallocate stack according to (SP) else TRAP	RTE
RTR	(SP) $\blacktriangleright$ CCR; SP + 2 $\blacktriangleright$ SP; (SP) $\blacktriangleright$ PC; SP + 4 $\blacktriangleright$ SP	RTR
RTS	(SP) $\blacktriangleright$ PC; SP + 4 $\blacktriangleright$ SP	RTS
SBCD	Destination10 – Source10 – X $\blacktriangleright$ Destination	SBCD Dx,Dy SBCD -(Ax),-(Ay)
Scc	If condition true then 1s $\blacktriangleright$ Destination else 0s $\blacktriangleright$ Destination	Scc <ea>
STOP	If supervisor state then Immediate Data $\blacktriangleright$ SR; STOP else TRAP	STOP #<data>

**INSTRUCTION SET SUMMARY (cont.)**


Opcode	Operation	Syntax
SUB	Destination – Source ∇ Destination	SUB <ea>, Dn SUB Dn, <ea>
SUBA	Destination – Source ∇ Destination	SUBA <ea>, An
SUBI	Destination – Immediate Data ∇ Destination	SUBI #<data>, <ea>
SUBQ	Destination – Immediate Data ∇ Destination	SUBQ #<data>, <ea>
SUBX	Destination – Source – X ∇ Destination	SUBX Dx, Dy SUBX (Ax), (Ay)
SWAP	Register 31 – 16 ∇ Register 15 – 0	SWAP Dn
TAS	Destination Tested ∇ Condition Codes; 1 ∇ bit 7 of Destination	TAS <ea>
TRAP	SSP – 2 ∇ SSP; Format + Offset ∇ (SSP) SSP – 4 ∇ SSP; PC ∇ (SSP); SSP – 2 ∇ SSP; SR ∇ (SSP); Vector Address ∇ PC	TRAP #<vector>
TRAPcc	If cc then TRAP	TRAPcc TRAPcc.W #<data> TRAPcc.L #<data>
TRAPV	If V then TRAP	TRAPV
TST	Destination Tested ∇ Condition Codes	TST <ea>
UNLK	An ∇ SP; (SP) ∇ An; SP + 4 ∇ SP	UNLK An
UNPK	Source (Packed BCD) + adjustment ∇ Destination (Unpacked BCD)	UNPACK –(Ax), –(Ay), # (adjustment) UNPACK Dx, Dy, # (adjustment)

NOTES:

1. Where d is direction, left or right.
2. Where r is rounding precision, single or double precision.
3. List refers to register.
4. List refers to control registers only.
5. MOVE16 (ax)+, (ay)+ is functionally the same as MOVE16 (ax), (ay)+ when ax = ay. The address register is only incremented once, and the line is copied over itself rather than to the next line.



FIG. 4
FUNCTIONAL SIGNAL GROUPS



**SIGNAL INDEX**

Signal Name	Mnemonic	Function
Address Bus	A31-A0	32-bit address bus used to address any of 4-Gbytes.
Data Bus	D31-D0	32-bit data bus used to transfer up to 32 bits of data per bus transfer.
Transfer Type	TT1,TT0	Indicates the general transfer type: normal, MOVE16, alternate logical function code, and acknowledge.
Transfer Modifier	TM2-TM0	Indicates supplemental information about the access.
Transfer Line Number	TLN1-TLN0	Indicates which cache line in a set is being pushed or loaded by the current line transfer.
User-Programmable Attributes	UPA1,UPA0	User-defined signals, controlled by the corresponding user attribute bits from the address translation entry.
Read/Write	R/ $\overline{W}$	Identifies the transfer as a read or write.
Transfer Size	SIZ0/SIZ1	Indicates the data transfer size. These signals, together with A0 and A1, define the active sections of the data bus.
Bus Lock	$\overline{LOCK}$	Indicates a bus transfer is part of a read-modify-write operation, and the sequence of transfers should be interrupted.
Bus Lock End	$\overline{LOCKE}$	Indicates the current transfer is the last in a locked sequence of transfers.
Cache Inhibit Out	$\overline{CIOUT}$	Indicates the processor will not cache the current bus transfer.
Transfer Start	$\overline{TS}$	Indicates the beginning of the bus transfer.
Transfer on Progress	$\overline{TIP}$	Asserted for the duration of a bus transfer.
Transfer Acknowledge	$\overline{TA}$	Asserted to acknowledge a bus transfer.
Transfer Error Acknowledge	$\overline{TEA}$	Indicates an error condition exists for a bus transfer.
Transfer Cache Inhibit	$\overline{TCI}$	Indicates the current bus transfer should not be cached.
Transfer Burst Inhibit	$\overline{TBI}$	Indicates the slave cannot handle a line burst access.
Data Latch Enable	DLE	Alternate clock input used to latch input data when the processor is operating in DLE mode.
Snoop Control	SC1,SC0	Indicates the snooping operation required during an alternate master access.
Memory Inhibit	$\overline{MI}$	Inhibits memory devices from responding to an alternate master access during snooping operations.
Bus Request	$\overline{BR}$	Asserted by the processor to request bus mastership.
Bus Grant	$\overline{BG}$	Asserted by an arbiter to grant bus mastership to the processor.
Bus Busy	$\overline{BB}$	Asserted by the current bus master to indicate it has assumed ownership of the bus.
Cache Disable	$\overline{CDIS}$	Dynamically disables the internal caches to assist emulator support.
MMU Disable	$\overline{MDIS}$	Disables the translation mechanism of the MMUs.
Reset In	$\overline{RSTI}$	Processor reset.
Reset Out	$\overline{RSTO}$	Asserted during execution of a RESET instruction to reset external devices.
Interrupt Priority Level	$\overline{IPL2-IPL0}$	Provides an encoded interrupt level to the processor.
Interrupt Pending	$\overline{IPEND}$	Indicates an interrupt is pending.
Autovector	$\overline{AVEC}$	Used during an interrupt acknowledge transfer to request internal generation of the vector number.
Processor Status	PST3-PST0	Indicates internal processor status.
Processor Clock	PCLK	Clock input used for internal logic timing. The PCLK frequency is exactly 2 x the BLCK frequency.
Test Clock	TCK	Clock signal for the IEEE P1149.1 Test Access Port (TAP).
Test Mode Select	TMS	Selects the principle operations of the test-support circuitry.
Test Data Input	TDI	Serial data input for the TAP.
Test Data Output	TDO	Serial data output for the TAP.
Test Reset	$\overline{TRST}$	Provides an asynchronous reset of the TAP controller.
Power Supply	Vcc	Power supply.
Ground	GND	Ground connection.



MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{IN}	-0.5 to +7.0	V
Maximum Operating Temperature	T _J	+125	°C
Minimum Operating Temperature	T _A	-55	°C
Storage Temperature	T _{STG}	-55 to +150	°C

POWER DISSIPATION

Buffer Mode	25 MHz	33 MHz
Small Unterminated, I _{OL} = I _{OH} = 5mA	4.9W	6.2W
Large Unterminated, I _{OL} = I _{OH} = 5mA	5.1W	6.6W
Large Terminated, 50 Ω, 2.5V, I _{OL} = I _{OH} = 55mA	6.5W	8.0W

THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Rating
Thermal Resistance, Junction to Case – PGA Package	θ _{JC}	3.0	°C/W

DC ELECTRICAL SPECIFICATIONS

(V_{CC} = 5.0 V_{DC} ± 5%)

Characteristics	Symbol	Min	Max	Unit
Input High Voltage	V _{IH}	2.0	V _{CC}	V
Input Low Voltage	V _{IL}	GND	0.8	V
Undershoot	–	–	0.8	V
Input Leakage Current @ 0.5/2.4V	$\overline{AVEC}$, $\overline{BCLK}$, $\overline{BG}$, $\overline{CDIS}$, $\overline{MDIS}$, $\overline{IPLx}$, $\overline{PCLK}$, $\overline{RSTI}$, $\overline{SCx}$, $\overline{TBI}$, $\overline{TMx}$, $\overline{TLNx}$, $\overline{TCI}$, $\overline{TCK}$, $\overline{TEA}$	20	20	μA
High-Z (Off State) Leakage Current @ 0.5/2.4 V	$\overline{An}$, $\overline{BB}$, $\overline{CIOUT}$, $\overline{Dn}$, $\overline{LOCK}$, $\overline{LOCKE}$, $\overline{R/W}$, $\overline{SIZx}$, $\overline{TA}$, $\overline{TDO}$, $\overline{TIP}$, $\overline{TMx}$, $\overline{TLNx}$, $\overline{TS}$, $\overline{TTx}$, $\overline{UPAx}$	20	20	μA
Signal Low Input Current, V _{IL} = 0.8V	$\overline{TMS}$, $\overline{TDI}$, $\overline{TRST}$	-1.1	-0.18	mA
Signal High Input Current, V _{IH} = 2.0V	$\overline{TMS}$, $\overline{TDI}$, $\overline{TRST}$	-0.94	-0.16	mA
Output High Voltage, I _{OH} = 5mA (Small Buffer Mode)	V _{OH}	2.4	–	V
Output Low Voltage, I _{OL} = 5mA (Small Buffer Mode)	V _{OL}	–	0.5	V
Output High Voltage, I _{OH} = 55mA (Large Buffer Mode)	V _{OH}	2.4	–	V
Output Low Voltage, I _{OL} = 55mA (Large Buffer Mode)	V _{OL}	–	0.5	V
Capacitance (1), V _{IN} = 0V, f = 1MHz	C _{IN}	-	20	pF

NOTES:

1. Capacitance is guaranteed by design but not tested.


**CLOCK AC TIMING SPECIFICATIONS** (see Fig. 5)

Characteristic	Specification	25 MHz		33 MHz		Unit
		Min	Max	Min	Max	
Frequency of Operation		20	25	20	33	MHz
PCLK Cycle Time	1	20	25	15	25	ns
PCLK Rise Time	2	–	1.7	–	1.7	ns
PCLK Fall Time	3	–	1.6	–	1.6	ns
PCLK Duty Cycle Measured at 1.5V	4	47.50	52.50	46.67	53.33	%
PCLK Pulse Width High Measured at 1.5V	4A (1)	9.50	10.50	7	8	ns
PCLK Pulse Width Low Measured at 1.5V	4B (1)	9.50	10.50	7	8	ns
BCLK Cycle Time	5	40	50	30	50	ns
BCLK Rise and Fall Time	6,7	–	4	–	3	ns
BCLK Duty Cycle Measured at 1.5V	8	40	60	40	60	%
BCLK Pulse Width High Measured at 1.5V	8A (1)	16	24	12	18	ns
BCLK Pulse Width Low Measured at 1.5V	8B (1)	16	24	12	18	ns
PCLK, BCLK Frequency Stability	9	–	1000	–	1000	ppm
PCLK and BCLK Skew	10	–	9	–	n/a	ns

NOTES:

1. Specification value at maximum frequency of operation.

FIG.5
CLOCK INPUT TIMING DIAGRAM





OUTPUT AC TIMING SPECIFICATIONS (see Fig. 6-10)

Characteristic	Specification	25 MHz				33 MHz				Unit
		Large (1)		Small (2)		Large (1)		Small (2)		
		Min	Max	Min	Max	Min	Max	Min	Max	
BCLK to Address $\overline{\text{CIOUT}}$, $\overline{\text{LOCK}}$, $\overline{\text{LOCKE}}$, $\overline{\text{R}/\text{W}}$, SIZx , TLN , TMx , TTx , UPAx Valid	11 (3)	9	21	9	30	6.50	18	6.50	25	ns
BCLK to Output Invalid (Output Hold)	12	9	–	9	–	6.50	–	6.50	–	ns
BCLK to $\overline{\text{TS}}$ Valid	13	9	21	9	30	6.50	18	6.50	25	ns
BCLK to $\overline{\text{TIP}}$ Valid	14	9	21	9	30	6.50	18	6.50	25	ns
BCLK to Data Out Valid	18 (4)	9	23	9	32	6.50	20	6.50	27	ns
BCLK to Data Out Invalid (Output Hold)	19 (4)	9	–	9	–	6.50	–	6.50	–	ns
BCLK to Output Low Impedance	20 (3,4)	9	–	9	–	6.50	–	6.50	–	ns
BCLK to Data-Out High Impedance	21 (5)	9	20	9	20	6.50	17	6.50	17	ns
BCLK to Multiplexed Address Valid	26 (3)	19	31	19	40	14	26	14	33	ns
BCLK to Multiplexed Address Driven	27 (3,5)	19	–	19	–	14	–	14	–	ns
BCLK to Multiplexed Address High Impedance	28 (3,4,5)	9	18	9	18	6.50	15	6.50	15	ns
BCLK to Multiplexed Data Valid	29 (4,5)	19	–	19	–	14	20	14	20	ns
BCLK to Multiplexed Data Driven	30 (4)	19	33	19	42	14	28	14	35	ns
BCLK to Address, $\overline{\text{CIOUT}}$, $\overline{\text{LOCK}}$, $\overline{\text{LOCKE}}$, $\overline{\text{R}/\text{W}}$, SIZx , $\overline{\text{TS}}$, TLNx , TMx , TTx , UPAx High Impedance	38 (3)	9	18	9	18	6.50	15	6.50	15	ns
BLCLK to $\overline{\text{BB}}$, $\overline{\text{TA}}$, $\overline{\text{TIP}}$ High Impedance	39	19	28	19	28	14	23	14	23	ns
BCLK to $\overline{\text{BR}}$, $\overline{\text{BB}}$ Valid	40	9	21	9	30	6.50	18	6.50	25	ns
BCLK to $\overline{\text{MI}}$ Valid	43	9	21	9	30	6.50	18	6.50	25	ns
BCLK to $\overline{\text{TA}}$ Valid	48	9	21	9	30	6.50	18	6.50	25	ns
BCLK to $\overline{\text{IPEND}}$, PSTx , $\overline{\text{RSTO}}$ Valid	50	9	21	9	30	6.50	18	6.50	25	ns


NOTES:

- Output timing is specified for a valid signal measured at the pin. Large buffer timing is specified driving a 50Ω transmission line with a length characterized by a 2.5ns one-way propagation delay, terminated through 50Ω to 2.5V. Large buffer output impedance is 4-12 Ω , resulting in incident wave switching for this environment. All large buffer outputs must be terminated to guarantee operation.
- Small buffer timing is specified driving an unterminated 30Ω transmission line with a length characterized by a 2.5ns one-way propagation delay. Small buffer output impedance is typically 30Ω ; the small buffer specifications include approximately 5ns for the signal to propagate the length of the transmission line and back.
- Timing specifications 11, 20, and 38 for address bus output timing apply when normal bus operation is selected. Specifications 26, 27, and 28 should be used when the multiplexed bus mode of operation is enabled.
- Timing specifications 18 and 19 for data bus output timing apply when normal bus operation is selected. Specifications 28 and 29 should be used when the multiplexed bus mode of operation is enabled.
- Timing specifications 21, 27, 28, and 29 are measured from BCLK edges. By design, the 68040 cannot drive address and data simultaneously during multiplexed operations.



INPUT AC TIMING SPECIFICATIONS (see Fig. 6-10)

Characteristic	Specification	25 MHz		33 MHz		Unit
		Min	Max	Min	Max	
Data-In Valid to BCLK (Setup)	15	5	–	4	–	ns
BCLK to Data-In Valid (Hold)	16	4	–	4	–	ns
BCLK to Data-In High Impedance (Read Followed by Write)	17	–	49	–	36.5	ns
$\overline{\text{TA}}$ Valid to BCLK (Setup)	22A	10	–	10	–	ns
$\overline{\text{TEA}}$ Valid to BCLK (Setup)	22B	10	–	10	–	ns
$\overline{\text{TCI}}$ Valid to BCLK (Setup)	22C	10	–	10	–	ns
$\overline{\text{TBI}}$ Valid to BCLK (Setup)	22D	11	–	10	–	ns
BCLK to $\overline{\text{TA}}$, $\overline{\text{TEA}}$, $\overline{\text{TCI}}$, $\overline{\text{TBI}}$ Invalid (Hold)	23	2	–	2	–	ns
$\overline{\text{AVEC}}$ Valid to BCLK (Setup)	24	5	–	5	–	ns
BCLK to $\overline{\text{AVEC}}$ Invalid (Hold)	25	2	–	2	–	ns
DLE Width High	31	8	–	8	–	ns
Data-In Valid to DLE (Setup)	32	2	–	2	–	ns
DLE to Data-In Invalid (Hold)	33	8	–	8	–	ns
BCLK to DLE Hold	34	3	–	3	–	ns
DLE High to BCLK	35	16	–	12	–	ns
Data-In Valid to BCLK (DLE Mode Setup)	36	5	–	5	–	ns
BCLK to Data-In Invalid (DLE Mode Hold)	37	4	–	4	–	ns
$\overline{\text{BB}}$ Valid to BCLK (Setup)	41A	7	–	7	–	ns
$\overline{\text{BG}}$ Valid to BCLK (Setup)	41B	8	–	7	–	ns
$\overline{\text{CDIS}}$, $\overline{\text{MDIS}}$ Valid to BCLK (Setup)	41C	10	–	8	–	ns
$\overline{\text{IPLx}}$ Valid to BCLK (Setup)	41D	4	–	3	–	ns
BCLK to $\overline{\text{BB}}$, $\overline{\text{BG}}$, $\overline{\text{CDIS}}$, $\overline{\text{IPLx}}$, $\overline{\text{MDIS}}$ Invalid (Hold)	42	2	–	2	–	ns
Address Valid to BCLK (Setup)	44A	8	–	7	–	ns
$\overline{\text{SIZx}}$ Valid BCLK (Setup)	44B	12	–	8	–	ns
$\overline{\text{TTx}}$ Valid to BCLK (Setup)	44C	6	–	8.5	–	ns
$\overline{\text{R/W}}$ Valid to BCLK (Setup)	44D	6	–	5	–	ns
$\overline{\text{SCx}}$ Valid to BCLK (Setup)	44E	10	–	11	–	ns
BCLK to Address, $\overline{\text{SIZx}}$, $\overline{\text{TTx}}$, $\overline{\text{R/W}}$, $\overline{\text{SCx}}$ Invalid (Hold)	45	2	–	2	–	ns
$\overline{\text{TS}}$ Valid to BCLK (Setup)	46	5	–	9	–	ns
BCLK to $\overline{\text{TS}}$ Invalid (Hold)	47	2	–	2	–	ns
BCLK to $\overline{\text{BB}}$ High Impedance (MC68040 Assumes Bus Mastership)	49	–	9	–	9	ns
$\overline{\text{RSTI}}$ Valid to BCLK	51	5	–	4	–	ns
BCLK to $\overline{\text{RSTI}}$ Invalid	52	2	–	2	–	ns
Mode Select Setup to $\overline{\text{RSTI}}$ Negated	53	20	–	20	–	ns
$\overline{\text{RSTI}}$ Negated to Mode Selects Invalid	54	2	–	2	–	ns

**FIG. 6****DRIVE LEVELS AND TEST POINTS FOR AC SPECIFICATIONS****NOTE:**


1. This output timing is applicable to all parameters specified relative to the rising edge of the clock.
2. This input timing is applicable to all parameters specified relative to the rising edge of the clock.
3. This timing is applicable to all parameters specified relative to the negation of the RST signal.

LEGEND:

- A. Maximum output delay specification.
- B. Minimum output hold time.
- C. Minimum input setup time specification.
- D. Minimum input hold time specification.
- E. Mode select setup time to RST negated.
- F. Mode select hold time to RST negated.



FIG. 7
READ/WRITE TIMING DIAGRAM




NOTE:

Transfer Attribute Signals = UPAX, SIZx, TTx, TMx, TLNx, R/W, LOCK, LOCKE, CIOUT



FIG. 8
BUS ARBITRATION TIMING DIAGRAM



NOTE:

Transfer Attribute Signals = UPx, SIx, TTx, TMx, TLNx, R/ $\overline{W}$, CIOU $\overline{T}$



FIG. 9
SNOOP HIT TIMING DIAGRAM




FIG. 10
SNOOP MISS TIMING DIAGRAM







FIG. 11
OTHER SIGNAL TIMING DIAGRAM



**ORDERING INFORMATION****W C 32 P040 - X X M****DEVICE GRADE:**

M = Military Temperature -55°C to +125°C

PACKAGE:

P4 = 179 Pin Ceramic PGA

Q4 = 184 Lead Ceramic Quad Flatpack, CQFP

Operating Frequency in MHz

68040

32 bit Wide

MICROCONTROLLER**WHITE MICROELECTRONICS**