

R/W Preamplifier for 3 Terminal Recording Heads, 4, 6, or 8 Channels

GENERAL DESCRIPTION

The XR-511 is a high speed, low noise head interface integrated circuit for hard disk drives, performing both read and write functions. The XR-511 is compatible with 3 1/2" to 14" multiple platter drives and features low noise, large dynamic range, and high bandwidth. Several packaging options extend usefulness to applications requiring six or eight center-tapped read/write heads. Multiple devices are easily cascaded for drives with more heads.

The XR-511 features a pinout with all head ports on one side of the circuit. This eases flex cable or PC board layout by eliminating crossovers, The XR-511R option includes internal damping resistors facilitating use in systems requiring minimum external circuit complexity.

XR-511, manufactured with a high speed bipolar process, operates on +5 V and +12 V. It is offered in a variety of packages, both surface mount and DIP.

FEATURES

Complete Head Interfacing Functions, Read and Write Low Noise Preamplifier
High Dynamic Range and Bandwidth
Pinout Optimized for Easy Layout
Available in Four, Six and Eight Head Versions
Easily Cascaded for Larger Systems
Full Featured Power Monitor
TTL Compatible Control Inputs
Optional Internal Damping Resistors


APPLICATIONS

Hard Disk Drives with MIG, ferrite, or composite heads

ABSOLUTE MAXIMUM RATINGS

V_{DD}	15V
V _{cc}	6V
Digital Inputs	-0.3 V to V _{CC} +0.3 V
Write Current	60 mA
Junction Temperature	150°C
Storage Temperature	-65°C to 150°C

PIN ASSIGNMENT



ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-511-4D	24 Pin SO	0°C to 70°C
XR-511-6CP	28 Pin Plastic DIP	0°C to 70°C
XR-511-6CJ	28 Pin PLCC	0°C to 70°C
XR-511-6D	28 Pin SO	0°C to 70°C
XR-511-BCP	40 Pin Plastic DIP	0°C to 70°C
XR-511-8CJ	44 Pin PLCC	0°C to 70°C
XR-511-8D	32 Pin SO	0°C to 70°C
XR-511R-4D	24 Pin SO	0°C to 70°C
XR-511R-6CP	28 Pin Plastic DIP	0°C to 70°C
XR-511R-6CJ	28 Pin PLCC	0°C to 70°C
XR-511R-6D	28 Pin SO	0°C to 70°C
XR-511R-8CP	40 Pin Plastic DIP	0°C to 70°C
XR-511R-8CJ	44 Pin PLCC	0°C to 70°C
XR-511R-8D	32 Pin SO	0°C to 70°C

SYSTEM DESCRIPTION

The XR-511 consists of a low noise preamplifier for reading from center tapped magnetic heads, a write current source for writing to the heads, a switching matrix to select one of eight heads, and associated control and monitoring functions. Less than 1.0 nV/JHz (nominal) noise allows error free operation with small input signals. Over 40 mA of write current are available.

ELECTRICAL SPECIFICATIONS

Test Conditions: TA = 25°C, V_{CC} = 5 V, V_{DD} = 12 V, I_W = 40 mA, R_D = 750 Ω , C_L $(R_D+,R_D.) \le$ 20 pF, Data Rate = 5 MHz, unless specified otherwise.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITION
Icc	Supply Current		30	35 mA	m A	V _{CC} = 5.5 V, Read or Idle Mode V _{CC} = 5.5 V, Write Mode
I _{DD}	Supply Current			20 40 20	mA mA mA	V _{DD} = 13.2 V, Idle Mode V _{DD} = 13.2 V, Read Mode V _{DD} = 13.2 V, Write Mode, I _W = 0 mA
PD	Power Dissipation			400 600	mW mW	Idle Mode - V _{CC} - 5.5 V, V _{DD} = 13.2 V Read Mode - V _{CC} - 5.5 V.
				670 800	mW mW	$V_{DD} = 13.2 \text{ V}$ $I_{W} = 40 \text{ mA}, R_{CT} = 160\Omega$ $I_{W} = 40 \text{ mA}, R_{CT} = 0\Omega$
V _{CT}	Center Tap Voltage		5.0 7.0		v	Read Mode Write Mode
V _{PM}	Power Monitor Protection	3.7 8.5	4.0 9.6	4.4 10.5	v v	V _{CC} to Disable Write V _{DD1} to Disable Write
DIGITA	L CHARACTERISTICS					
wus	Write Unsafe Output					
V _{OL}	Saturation Voltage		0.2	0.5	v	I _{OL} =8 mA
НОН	Leakage Current			100	μА	V _{OH} = 5 V
V _{IL}	Input Low Voltage			0.8	v	
V _{IH}	Input High Voltage	2.0			v	
I _{IL}	Input Low Current	-0.4			mA	V _{IL} = 0.8 V
l _{iH}	Input High Current			100	μА	V _{IH} = 2.0 V
WRITE	CHARACTERISTICS					
	Write Current Accuracy	-5		5	%	2.5V Error from I _W =R _W
	Recommended Write Current Range Differential Head	10		40	mA	
	Voltage Swing Unselected Differential Head Current	7.0	11	85	V μA	Peak (Inductive Load)
	Unselected Transient Current			2	mA	Peak

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT	CONDITION
WRITE C	CHARACTERISTICS		· · · · · ·	.1.		
	Differential Output Capacitance Differential Output Resistance	10 635	750	15 865	pF KΩ Ω	XR-511 XR-511R
	WD Rate/Transistion Freq.	125	500		KHz	WUS = Unsafe
K_{l}	Current Source Factor		1			K _I I _W /(Current through R _W)
K	Write Current Constant Write Protection Leakage	2.375	2.50	2.625	· v	K = I _W • R _W
	Current	-200		200	μА	Per Side, V _{CC} ≤ 3.7 V • V _{DD≤} 8.5 V
v _{os}	Preamplifier Output		:			
	Offset Voltage	-20		+20	mV	Write or Idle Mode
V _{CM}	Preamplifier Output Common Mode Voltage Preamplitier Output		5.3		V	Write or Idle Mode
	Leakage Current	-100		100	μА	Write or Idle Mode, R _D += R _D - = 6 V
READ M	ODE		•		<u> </u>	
A _V	Differential Voltage Gain	85		115	V/V	$V_{IN} = 1 \text{ mVp-p at } 300 \text{ kHz.}$ $R_{L} + = R_{L} = 1 \text{ k}\Omega$
	Dynamic Range	-3		+3		DC input voltage where gain drops 10%. V _{in} = V _i + 0.5 mV _P -p at 300 kHz.
R _{IN}	Differential Input Resistance	2	8		ΚΩ	XR-511
,	,	530	650	790	Ω	XR-511R
C _{IN}	Differential Input Capacitance			20	pF	
e _{ni}	Input Noise Voltage		1.0	1.5	nV/√Hz	L _h ≈ 0, R _h = 0, BW = 15 MHz
BW	Bandwidth	30	60		MHz	-3 dB Point, Z _s ≤ 5Ω, V _{In} = 1 mVp-p
l _B	Input Bias Current		10	45	μА	
CMRR	Common Mode Rejection Ratio	50	60		dB	V _{CM} - V _{CT} + 100 mVp-p at 5 MHz
PSRR	Power Supply Rejection Ratio	45	60		dB	100 mVp-p at 5 MHz Super- imposed on V _{DD1} , V _{DD2} or V _{CC}

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITION
READ MO	DDE (cont)					
	Channel Separation	45	60			Unselected Channel: V _{IN} = 100 mVp-p at 5 MHz. Selected Channel V _{IN} = 0 V
	Output Offset Voltage	-440	-+50	440	mV	
V _{CM}	Common Mode Output Voltage	4.5	5.5	6.5	,	
A	VCM Change from			-		Common Mode Output Voltage
∆vcm	Write to Read		500		mV	Change from Write to Read or Read to Write
	Head Current Leakage	-200		200	μА	Per Side
Ro	Single Ended Output Resistance			30	Ω	f = 5 MHz
lo	Output Current	2.1			mA	AC Coupled, Source or Sink
SWITCH	ING CHARACTERISTICS					
R/W	Read to Write Write to Read		0.1 0.1	1 1	μs μs	Note 1 Notes 2,3
cs	Start-up Delay Inhibit Delay		0.1 0.1	1 1 1	μs μs	Notes 1,2 Note 3 Note 2, Switching between any
	Head Switching Delay		0.1	1	μs	heads.
wus	Write Unsafe	1.6		8.0	μs	I _w = 35 mA, See Figure 1, TD1
	Safe to Unsafe Unsafe to Safe	1.6	0.2	1	μs	I _W = 35 mA, See Figure 1, TD2
l _w	Head Current					
	Propagation Delay Asymmetry Rise or Fall Time		2 0.1 1	25 2 20	ns ns ns	Note 4, See Figure 1, TD3 Note 5 10% to 90% or 90% to 10% point

Note 1: Delay to 90% of I_W.
Note 2: Delay to 90% of 100 mVp-p 10 MHz Read Signal Envelope,
Note 3: Delay to 90% Decay of I_W.

Note 4: From 50% Points. $L_h=0\mu_H,\,R_h=0\Omega$. Note 5: Write Data with 1 nS rise and fall times and 50% duty cycle.




Figure 1. Write Mode Timing Diagram

A full-featured power monitor circuit disables the write mode during power-up and low operating voltage conditions, protecting data integrity. Improved write stability over 501-type devices is achieved by employing a unity gain write current constant.

CAUTION: This device may be damaged by electrostatic discharge. ESD precautions should be taken.

PRINCIPLES OF OPERATION

Write Mode

Before writing may begin, both chip select (LS) and Read/ Write (R/W) must be pulled low. The desired head, selected by HSO to HS2, is driven by a differential current sink of magnitude I_W, set by R_{IW}. Input data is applied to a falling edge triggered toggle flip-flop, which in turn selects the active side of the center tapped write head.

Current is sourced through the center tap driver, V_{CT}, which is "high" in the write mode. Write unsafe (WUS) signals the disk controller whenever one of six error conditions exist and writing should be discontinued. The six faults are: -open head, open center tap, no write current, write data frequency too low, device unselected, and writing attempted while the device is in the read mode. The power supply monitor disables writing when V_{CC} drops below 4 V and/or V_{DD1} drops below 9 V.

Read Mode

Pulling R/W high enables the data readback mode, A low noise, high gain differential amplifier increases the weak read signal amplitude and provides low output impedance drive for the following stage (Pulse Detector).

APPLICATIONS INFORMATION

As with all high frequency, high gain systems, layout is critical. Lead lengths should be minimized and supplies should be well bypassed. The XR-511 is available in small outline surface mount and PLCC packages, facilitating installation near the drive heads. The XR-511R option has 750Ω internal damping resistors across each head input, further aiding the goal of short lead lengths by eliminating the need for external resistors. The XR-511R option is especially convenient when the device is mounted on the flexible cable connecting the heads, as internal damping resistors reduce layout complexity, parts counts, and mass.

The high frequency characteristics of the XR-511 lead to a certain degree of electrostatic discharge (ESD) susceptability. so static reducing precautions should be taken.

Write Mode Design Considerations

Write current, I_W , typically between 20 mA and 40 mA, is determined by a single resistor, R_{IW} .

where IW is in mA and RIW is in Ohms.

Device power dissipation is reduced by a resistor, R_{CT} , connecting V_{DD2} to the +12 V supply. Some of the center tap driver voltage is then dropped across the resistor.

With the nominal 12 V supply, RCT, is calculated as

where R_{CT} is in Ohms and I_W is in milliamperes.

Internal dissipation reduction is primarily a consideration with high write current levels and small surface mount packages. All XR-511 packages are suitable for continuous operation under worst case conditions without requiring R_{CT} . If R_{CT} is not used, V_{DD2} is directly connected to V_{DD1} .

Write Unsafe Indicator (WUS)

Write unsafe (WUS) pulls high whenever one or more of six write error conditions exists. Four conditions; open head, open center tap, no write current and write data transition rate too low are detected with a differential capacitor charge/discharge circuit. Device unselected and read mode digital conditions also force WUS high.

After removal of the fault condition, two negative write data transitions are required to clear WUS. This output is for indication only, intended for signaling a controller, and does not stop the write operation. A pull-up resistor of from 2 $k\Omega$ to 10 $k\Omega$ is necessary for operation of this open collector output.

Power Monitor Considerations

A power monitor circuit protects data integrity by preventing erroneous writing during power up and low voltage periods. The power monitor disables write current when V_{CC} is below about 4 V andlor V_{DD1} is below about 9 V. Hysteresis avoids unwanted toggling about the thresholds. At V_{CC} and V_{DD1} levels above these thresholds, operation is fully controllable,


Device operation at standard voltages (V_{CC} = 5 V \pm 10%, V_{DD1} = 12 V \pm 10%) is not affected in any way and is fully specified.

Read mode operation is not affected by the power monitor circuitry.

Read Mode Design Considerations


The read amp has a fully differential input and output and provides approximately 100 V/V gain. Its 60 MHz bandwidth and low noise characteristics (1.0nV/ \sqrt{HZ} typical) provide substantial margins in most drives. The output should be AC coupled to delete the approximately 5.5 V output common mode voltage. Best results are obtained by limiting load capacitance to 20 pF and load current to 100 μ A.


The XR-511 read preamplifier is specially designed to minimize output common mode voltage changes between writs mode and read mode, thus reducing switching transients that slow write to read recovery time. DC shifts are typically held under 500 mV from the 5.5 V nominal bias level.




XR 511R Typical Application Circuit

NOTE: Non 'R' Versions Require External Damping Resistors







XR-511-6CP/511R-6CP/511-6D/511R-6D 28 Pin Package Pinout shown on front page.