



# Complete 12-Bit Sampling A/D Converter for Digital Signal Processing

## AD1332

### FEATURES

Complete A/D System for DSP Includes:

- 4th Order Antialiasing Filter
- 12-Bit Sampling A/D Converter
- 32-Word FIFO Memory
- Fully Asynchronous, High Speed Digital Interface
- Sample Rate up to 125 kHz
- Entire System Is Dynamically Specified
- 15 ns Data Access Time Allows "No Wait State"
- Interface to: ADSP-2100 (A), TMS320C25
- DSP56000, NEC $\mu$ PD77230

### APPLICATIONS

- Sonar Signal Processing
- Vibration Analysis
- Ultrasound Imaging
- PC Data Acquisition
- High Speed Modems
- Motion Control
- Speech Processing

### PRODUCT DESCRIPTION

The AD1332 is a complete, 12-bit A/D converter system optimized for use in high speed digital signal processing (DSP) applications. The device consists of a fourth order antialiasing filter, a 12-bit sampling A/D, a fully asynchronous high speed digital interface and a 32-word FIFO memory. The AD1332 is manufactured using highly reliable advanced hybrid circuit assembly techniques and is packaged in a 40-pin hermetic DIP.

The antialiasing filter is an active four-pole Butterworth. Cutoff frequencies ( $f_c$ ) are user-selectable (capacitor programmable), and operation is specified for  $f_c$  up to 50 kHz. The filter may be bypassed entirely if desired.



The 12-bit sampling A/D converter can convert  $\pm 5$  V full-scale signals at sample rates up to 125 kHz. The rate is programmable by means of a single external clock. The entire converter system is specified and tested for signal-to-noise ratio and total harmonic distortion.

The digital interface provides a true asynchronous link between the A/D and a high speed microprocessor. Data transfer is controlled by generating an interrupt signal when data is available. Interrupts can be generated when the FIFO is full (32 words), half-full (16 words), or when a single word of data is ready (FIFO bypassed). In addition, the AD1332 can generate an interrupt signal when the A/D conversion results are overrange.

The AD1332 provides a completely specified and tested system that bridges the interface and specification gap between A/D converters and high speed DSP.

This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

DATA ACCESS TIME  
(Typical at +25°C)



AD1332 Block Diagram

# AD1332—SPECIFICATIONS ( $T_A = +25^\circ\text{C}$ , $V_S = \pm 15\text{ V}$ , $V_{DD} = +5\text{ V}$ , unless otherwise noted)

	AD1332BD			AD1332TD			Units
	Min	Typ	Max	Min	Typ	Max	
<b>FILTER</b> (C1–C4 = 500 pF $\pm 1\%$ )							
Input Impedance	8	10		8	10		k $\Omega$
Voltage Range	$\pm 10$			$\pm 10$			V
Output Voltage Range $R_L \geq 4\text{ k}$	$\pm 10$			$\pm 10$			V
Corner Frequency, Accuracy		$\pm 2$			$\pm 2$		%
Drift		$\pm 0.01$			$\pm 0.01$		%/ $^\circ\text{C}$
Gain <sup>1</sup> @ dc	–0.05		+0.05	–0.05		+0.05	dB
0.8 $f_C$	–1		+1	–1		+1	dB
$f_C$		–3			–3		dB
4 $f_C$		–48	–45		–48	–45	dB
10 $f_C$		–76			–76		dB
Settling Time to 0.01%, 10 V Step		100	125		100	125	$\mu\text{s}$
Offset		$\pm 2$	$\pm 5$		$\pm 2$	$\pm 5$	mV
Drift		$\pm 20$	$\pm 100$		$\pm 20$	$\pm 100$	$\mu\text{V}/^\circ\text{C}$
Noise		75			75		$\mu\text{V rms}$
<b>SAMPLING A/D CONVERTER<sup>2</sup></b>							
Input Impedance	4	5		4	5		k $\Omega$
Voltage Range		–5 to +5			–5 to +5		V
Output Coding		Offset Binary			Offset Binary		
CLK IN Frequency	0.5		2.5	0.5		2.5	MHz
High Time	200			200			ns
Low Time	200			200			ns
Sampling Rate ( $f_s$ )			125			125	kHz
S/H							
Acquisition Time			2.8			2.8	$\mu\text{s}$
Droop Rate		0.25	0.5		0.25	0.5	mV/ms
Over Temperature		Doubles Every $10^\circ\text{C}$			Doubles Every $10^\circ\text{C}$		
Aperture Delay Time		15			15		ns
Static Characteristics							
Integral Nonlinearity		$\pm 1/2$	$\pm 1$		$\pm 1/2$	$\pm 1$	LSB
Over Temperature			$\pm 1$			$\pm 1$	LSB
Resolution for No Missing Codes	12			12			Bits
Over Temperature	12			12			Bits
–Full-Scale Error		$\pm 1$	$\pm 2$		$\pm 1$	$\pm 2$	LSB
Over Temperature		$\pm 2$	$\pm 8$		$\pm 2$	$\pm 13$	LSB
+Full-Scale Error		$\pm 1$	$\pm 2$		$\pm 1$	$\pm 2$	LSB
Over Temperature		$\pm 2$	$\pm 8$		$\pm 2$	$\pm 13$	LSB
PSRR, $\pm V_S$		$\pm 1/2$			$\pm 1/2$		LSB/V
Dynamic Characteristics <sup>1, 3</sup>							
With Filter ( $f_C = 50\text{ kHz}$ )							
Signal-to-Noise Ratio, $f_{IN} = 38.7\text{ kHz}$	70	72		70	72		dB
Total Harmonic Distortion, $f_{IN} = 38.7\text{ kHz}$		–82	–72		–82	–72	dB
Intermodulation Distortion, $f_{IN1} = 32.8\text{ kHz}$ & $f_{IN2} = 34.3\text{ kHz}$		–82	–72		–82	–72	dB
Without Filter							
Signal-to-Noise Ratio, $f_{IN} = 60.9\text{ kHz}$	70	72		70	72		dB
Total Harmonic Distortion, $f_{IN} = 60.9\text{ kHz}$		–78	–68		–78	–68	dB
Intermodulation Distortion, $f_{IN1} = 58.7\text{ kHz}$ & $f_{IN2} = 60.9\text{ kHz}$		–78	–68		–78	–68	dB
Reference Voltage	–5.05		–4.95	–5.05		–4.95	V
Output Current	$\pm 1$	$\pm 2$		$\pm 1$	$\pm 2$		mA
Drift		$\pm 10$	$\pm 30$		$\pm 10$	$\pm 30$	ppm/ $^\circ\text{C}$

	AD1332BD			AD1332TD			Units
	Min	Typ	Max	Min	Typ	Max	
<b>DIGITAL INPUTS<sup>1</sup></b>							
RD, WR, CS, RST, A0, D0-D11, PTC ENB							
Input Voltage, Logic Low			+0.8			+0.8	V
Input Voltage, Logic High	+2.0			+2.25			V
Input Current			±200			±200	μA
<b>SAMPLE IN, CLK IN</b>							
Input Voltage, Logic Low			+1.5			+1.5	V
Input Voltage, Logic High	+3.5			+3.5			V
Input Current			±10			±10	μA
Input Capacitance		5			5		pF
RST LOW Pulse Width	10			10			ns
<b>DIGITAL OUTPUTS<sup>1</sup></b>							
D0-D11, SAMPLE OUT							
Output Voltage, Logic Low <sup>5</sup>			+0.4			+0.4	V
Output Voltage, Logic High							
D0-D11 <sup>5</sup>	+2.4			+2.4			V
SAMPLE OUT, I <sub>OH</sub> = -0.4 mA	+4.0			+4.0			V
High Impedance Leakage Current			±200			±200	μA
IRQ, PTC ENB							
Output Voltage, Logic Low <sup>5</sup>			+0.4			+0.4	V
Off-State Leakage			±10			±10	μA
Output Capacitance		5			5		pF
IRQ LOW to D0-D11 Valid <sup>4</sup>			0			0	ns
<b>POWER REQUIREMENTS</b>							
Operating Range							
±V <sub>S</sub>	±11.4		±15.75	±11.4		±15.75	V
V <sub>DD</sub>	+4.75		+5.25	+4.75		+5.25	V
+V <sub>S</sub> Supply Current		50	57		50	57	mA
-V <sub>S</sub> Supply Current		48	57		48	57	mA
+V <sub>DD</sub> Supply Current		6	15		6	15	mA
Consumption							
±V <sub>S</sub> = ±12 V		1.2	1.4		1.2	1.4	W
±V <sub>S</sub> = ±15 V		1.5	1.75		1.5	1.75	W
<b>TEMPERATURE RANGE</b>							
Operating and Specified	-40		+85	-55		+125	°C
Storage	-65		+150	-65		+150	°C

## NOTES

<sup>1</sup>Guaranteed over operating temperature range, tested at +25°C only.<sup>2</sup>f<sub>CLK</sub> = 2.5 MHz, SAMPLE IN connected to SAMPLE OUT, PTC ENB = Low.<sup>3</sup>THD of harmonics 2-7 of the fundamental. SNR of fundamental less harmonics 2-7.<sup>4</sup>RD, CS, A0 = "Low;" WR, RST = "High."<sup>5</sup>I<sub>OL</sub> = 4 mA, I<sub>OH</sub> = -4 mA for AD1332BD. I<sub>OL</sub> = 3.2 mA, I<sub>OH</sub> = -3.2 mA for AD1332TD.

Specifications subject to change without notice.

## ORDERING GUIDE

Model	Temperature Range	Package Option*
AD1332BD	-40°C to +85°C	DH-40A
AD1332TD/883B	-55°C to +125°C	DH-40A

\*D = Hermetic Ceramic DIP. For outline information see Package Information section.

# SWITCHING CHARACTERISTICS

(over operating temperature and power supply voltage range, with  $C_{OUT} = 30 \text{ pF}$  or  $100 \text{ pF}$  except where noted)

Parameter	Description	Conditions	Min	Max	Units
<b>READ CYCLE</b>					
$t_{RC}$	Read Cycle Time	$C_{OUT} = 30 \text{ pF}$	25		ns
		$C_{OUT} = 100 \text{ pF}$	35		ns
$t_A$	Data Access Time	$C_{OUT} = 30 \text{ pF}$		15	ns
		$C_{OUT} = 100 \text{ pF}$		25	ns
		$C_{OUT} = 150 \text{ pF}$		35	ns
$t_{LZ}$	Output Low Z Time		2		ns
$t_{HZ}$	Output High Z Time	$C_{OUT} = 30 \text{ pF}$		15	ns
		$C_{OUT} = 100 \text{ pF}$		25	ns
$t_{OH}$	Output Hold Time		2		ns
$t_{A0RD}$	A0 Valid to $\overline{RD}$ LOW		3		ns
$t_{RDA0}$	$\overline{RD}$ HIGH to A0 Invalid		3		ns
$t_{A0CS}$	A0 Valid to $\overline{CS}$ LOW		3		ns
$t_{CSA0}$	$\overline{CS}$ HIGH to A0 Invalid		3		ns
<b>WRITE CYCLE</b>					
$t_{WC}$	Write Cycle Time		15		ns
$t_{WP}$	Write Pulse Width		5		ns
$t_{SU}$	Data Setup Time		2		ns
$t_{IH}$	Input Hold Time		4		ns
$t_{A0WR}$	A0 Valid to $\overline{WR}$ LOW		3		ns
$t_{WRA0}$	$\overline{WR}$ HIGH to A0 Invalid		3		ns
$t_{A0CS}$	A0 Valid to $\overline{CS}$ LOW		3		ns
$t_{CSA0}$	$\overline{CS}$ HIGH to A0 Invalid		3		ns

**NOTE**

Specifications subject to change without notice.  
Specifications are guaranteed but not tested.

**ABSOLUTE MAXIMUM RATINGS\***

$+V_S$ to APWR/ASIG GND	..... +18 V
$-V_S$ to APWR/ASIG GND	..... -18 V
$V_{DD}$ to DGND	..... +7 V
APWR/ASIG GND to DGND	..... -0.3 V to +0.3 V
Analog Input to APWR/ASIG GND	
S/H IN, FILTER IN, C1vg-C4vg	..... $-V_S$ to $+V_S$
Digital Input to APWR GND	
SAMPLE IN, CLK IN	..... -0.3 V to +7 V
Digital Input to DGND	
D0-D11, $\overline{RD}$ , $\overline{WR}$ , $\overline{CS}$ , A0, $\overline{RST}$ , PTC ENB	..... -0.3 V to $V_{DD} + 0.3 \text{ V}$

**Output Short Circuit Duration**

FILTER OUT, REF OUT or C1wv-C4wv	..... Indefinite
Digital Output	..... 1 Output for 1 sec
Lead Temperature Range,	
Soldering for 10 sec	..... +300°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**CAUTION**

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

