

# UT54ACS163/UT54ACTS163

Radiation-Hardened

4-Bit Synchronous Counters

## FEATURES

- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Synchronously programmable
- 1.2 $\mu$  radiation-hardened CMOS
  - Latchup immune
- High speed
- Low power consumption
- Single 5 volt supply
- Available QML Q or V processes
- Flexible package
  - 16-pin DIP
  - 16-lead flatpack

## DESCRIPTION

The UT54ACS163 and the UT54ACTS163 are synchronous presettable 4-bit binary counters that feature internal carry look-ahead logic for high-speed counting designs. Synchronous operation occurs by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable inputs and internal gating. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

The counters are fully programmable (i.e., they may be preset to any number between 0 and 15). Presetting is synchronous; applying a low level at the load input disables the counter and causes the outputs to agree with the load data after the next clock pulse.

The clear function is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse. This synchronous clear allows the count length to be modified by decoding the Q outputs for the maximum count desired.

The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The devices are characterized over full military temperature range of -55°C to +125°C.

## PINOUTS

### 16-Pin DIP

#### Top View


|                 |   |    |                 |
|-----------------|---|----|-----------------|
| CLR             | 1 | 16 | V <sub>DD</sub> |
| CLK             | 2 | 15 | RCO             |
| A               | 3 | 14 | Q <sub>A</sub>  |
| B               | 4 | 13 | Q <sub>B</sub>  |
| C               | 5 | 12 | Q <sub>C</sub>  |
| D               | 6 | 11 | Q <sub>D</sub>  |
| ENP             | 7 | 10 | ENT             |
| V <sub>SS</sub> | 8 | 9  | LOAD            |

### 16-Lead Flatpack

#### Top View

|                 |   |    |                 |
|-----------------|---|----|-----------------|
| CLR             | 1 | 16 | V <sub>DD</sub> |
| CLK             | 2 | 15 | RCO             |
| A               | 3 | 14 | Q <sub>A</sub>  |
| B               | 4 | 13 | Q <sub>B</sub>  |
| C               | 5 | 12 | Q <sub>C</sub>  |
| D               | 6 | 11 | Q <sub>D</sub>  |
| ENP             | 7 | 10 | ENT             |
| V <sub>SS</sub> | 8 | 9  | LOAD            |

## LOGIC SYMBOL



### Note:

- Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## FUNCTION TABLE

| Operating Mode | CLR      | CLK | ENP   | ENT | LOAD     | DATA A,B,C,D | Q <sub>N</sub>                   | RCO               |
|----------------|----------|-----|-------|-----|----------|--------------|----------------------------------|-------------------|
| Reset (Clear)  | <i>l</i> | ↑   | X     | X   | X        | X            | L                                | L                 |
| Parallel Load  | $h^3$    | ↑   | X     | X   | <i>l</i> | <i>l</i>     | L<br>H                           | L<br><sub>1</sub> |
| Count          | $h^3$    | ↑   | $h$   | $h$ | $h$      | X            | Count                            | 1                 |
| Inhibit        | $h^3$    | X   | $l^2$ | X   | $h^3$    | X            | Q <sub>N</sub><br>Q <sub>N</sub> | 1<br>L            |


H = High voltage level h = High voltage level one setup time prior to the low-to-high clock transition

L = Low voltage level *l* = Low voltage level one setup time prior to the low-to-high clock transition

## Notes:

1. The RCO output is high when ENT is high and the counter is at terminal count HHHH.
2. The high-to-low transition of ENP or ENT should only occur while CLK is high for conventional operations.
3. The low-to-high transition of LOAD or CLR should only occur while CLK is high for conventional operations.

## LOGIC DIAGRAM



**RADIATION HARDNESS SPECIFICATIONS<sup>1</sup>**

| PARAMETER                  | LIMIT  | UNITS                   |
|----------------------------|--------|-------------------------|
| Total Dose                 | 1.0E6  | rads(Si)                |
| SEU Threshold <sup>2</sup> | 80     | MeV·cm <sup>2</sup> /mg |
| SEL Threshold              | 120    | MeV·cm <sup>2</sup> /mg |
| Neutron Fluence            | 1.0E14 | n/cm <sup>2</sup>       |

**Notes:**

1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Device storage elements are immune to SEU affects.

**ABSOLUTE MAXIMUM RATINGS**

| SYMBOL           | PARAMETER                              | LIMIT                     | UNITS |
|------------------|--|---------------------------|-------|
| V <sub>DD</sub>  | Supply voltage                         | 0.3 to 7.0                | V     |
| V <sub>I/O</sub> | Voltage any pin                        | -3 to V <sub>DD</sub> + 3 | V     |
| T <sub>STG</sub> | Storage Temperature range              | -65 to +150               | °C    |
| T <sub>J</sub>   | Maximum junction temperature           | +175                      | °C    |
| T <sub>LS</sub>  | Lead temperature (soldering 5 seconds) | +300                      | °C    |
| Θ <sub>JC</sub>  | Thermal resistance junction to case    | 20                        | °C/W  |
| I <sub>I</sub>   | DC input current                       | ±10                       | mA    |
| P <sub>D</sub>   | Maximum power dissipation              | 1                         | W     |

**Note:**

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

| SYMBOL          | PARAMETER             | LIMIT                | UNITS |
|-----------------|-----------------------|----------------------|-------|
| V <sub>DD</sub> | Supply voltage        | 4.5 to 5.5           | V     |
| V <sub>IN</sub> | Input voltage any pin | 0 to V <sub>DD</sub> | V     |
| T <sub>C</sub>  | Temperature range     | -55 to + 125         | °C    |

**DC ELECTRICAL CHARACTERISTICS<sup>7</sup>**(V<sub>DD</sub> = 5.0V ±10%; V<sub>SS</sub> = 0V<sup>6</sup>; -55°C < T<sub>C</sub> < +125°C)

| SYMBOL             | PARAMETER   | CONDITION  | MIN   | MAX                      | UNIT   |
|--------------------|---|--|---|--------------------------|--------|
| V <sub>IL</sub>    | Low-level input voltage <sup>1</sup><br>ACTS<br>ACS     |  |   | 0.8<br>.3V <sub>DD</sub> | V      |
| V <sub>IH</sub>    | High-level input voltage <sup>1</sup><br>ACTS<br>ACS    |  | .5V <sub>DD</sub><br>.7V <sub>DD</sub>      |                          | V      |
| I <sub>IN</sub>    | Input leakage current<br>ACTS/ACS                       | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>   | -1  | 1                        | µA     |
| V <sub>OL</sub>    | Low-level output voltage <sup>3</sup><br>ACTS<br>ACS    | I <sub>OL</sub> = 8.0mA<br>I <sub>OL</sub> = 100µA   |   | 0.40<br>0.25             | V      |
| V <sub>OH</sub>    | High-level output voltage <sup>3</sup><br>ACTS<br>ACS   | I <sub>OH</sub> = -8.0mA<br>I <sub>OH</sub> = -100µA   | .7V <sub>DD</sub><br>V <sub>DD</sub> - 0.25 |                          | V      |
| I <sub>OS</sub>    | Short-circuit output current <sup>2,4</sup><br>ACTS/ACS | V <sub>O</sub> = V <sub>DD</sub> and V <sub>SS</sub>   | -200  | 200                      | mA     |
| I <sub>OL</sub>    | Output current <sup>10</sup><br>(Sink)                  | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>OL</sub> = 0.4V   | 8   |                          | mA     |
| I <sub>OH</sub>    | Output current <sup>10</sup><br>(Source)                | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>OH</sub> = V <sub>DD</sub> - 0.4V   | -8  |                          | mA     |
| P <sub>total</sub> | Power dissipation <sup>2,8,9</sup>                      | C <sub>L</sub> = 50pF  |   | 1.9                      | mW/MHz |
| I <sub>DDQ</sub>   | Quiescent Supply Current                                | V <sub>DD</sub> = 5.5V   |   | 10                       | µA     |
| ΔI <sub>DDQ</sub>  | Quiescent Supply Current Delta<br>ACTS                  | For input under test<br>V <sub>IN</sub> = V <sub>DD</sub> - 2.1V<br>For all other inputs<br>V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>DD</sub> = 5.5V |   | 1.6                      | mA     |
| C <sub>IN</sub>    | Input capacitance <sup>5</sup>                          | f = 1MHz @ 0V  |   | 15                       | pF     |
| C <sub>OUT</sub>   | Output capacitance <sup>5</sup>                         | f = 1MHz @ 0V  |   | 15                       | pF     |

# UT54ACS163/UT54ACTS163

## Notes:

1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(\min) + 20\%$ ,  $-0\%$ ;  $V_{IL} = V_{IL}(\max) + 0\%$ ,  $-50\%$ , as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(\min)$  and  $V_{IL}(\max)$ .
2. Supplied as a design limit but not guaranteed or tested.
3. Per MIL-PRF-38535, for current density  $\leq 5.0E5$  amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
4. Not more than one output may be shorted at a time for maximum duration of one second.
5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
6. Maximum allowable relative shift equals 50mV.
7. All specifications valid for radiation dose  $\leq 1E6$  rads(Si).
8. Power does not include power contribution of any TTL output sink current.
9. Power dissipation specified per switching output.
10. This value is guaranteed based on characterization data, but not tested.

**AC ELECTRICAL CHARACTERISTICS<sup>2</sup>**(V<sub>DD</sub> = 5.0V ±10%; V<sub>SS</sub> = 0V<sup>1</sup>; -55°C < T<sub>C</sub> < +125°C)


| SYMBOL                       | PARAMETER   | MINIMUM | MAXIMUM | UNIT |
|------------------------------|---|---------|---------|------|
| t <sub>PHL</sub>             | CLK to Q <sub>n</sub>                                     | 4       | 24      | ns   |
| t <sub>PLH</sub>             | CLK to Q <sub>n</sub>                                     | 4       | 22      | ns   |
| t <sub>PHL</sub>             | CLK to RCO  | 4       | 22      | ns   |
| t <sub>PLH</sub>             | CLK to RCO  | 4       | 24      | ns   |
| t <sub>PHL</sub>             | ENT to RCO  | 1       | 13      | ns   |
| t <sub>PLH</sub>             | ENT to RCO  | 1       | 14      | ns   |
| f <sub>MAX</sub>             | Maximum clock frequency                                   |         | 77      | MHz  |
| t <sub>SU1</sub>             | A, B, C, D<br>Setup time before CLK↑                      | 6       |         | ns   |
| t <sub>SU2</sub>             | LOAD, ENP, ENT, CLR low or high<br>Setup time before CLK↑ | 6       |         | ns   |
| t <sub>H1</sub> <sup>3</sup> | Data hold time after CLK↑                                 | 1       |         | ns   |
| t <sub>H2</sub>              | All synchronous inputs hold time after CLK↑               | 1       |         | ns   |
| t <sub>W</sub>               | Minimum pulse width<br>CLR low<br>CLK high<br>CLK low     | 7       |         | ns   |

**Notes:**


1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose ≤ 1E6 rads(Si).
3. Based on characterization, hold time (t<sub>H1</sub>) of 0ns can be assumed if data setup time (t<sub>SU1</sub>) is ≥ 10ns. This is guaranteed, but not tested.

## 2.0 RADHARD MSI PACKAGES

### Side-Brazed Packages



# Flatpack Packages



| DIMENSION SYMBOLS |            |                     |                |                |                |                |                |                |                |
|-------------------|------------|---------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| PKG               | LEAD COUNT | MIL-STD-1835 CONF B | A              | B              | C              | D              | E              | E1             | E2             |
| -03               | 14         | F-2A                | 0.115<br>0.015 | 0.022<br>0.015 | 0.009<br>0.004 | 0.390<br>0.235 | 0.260<br>0.215 | 0.290<br>0.130 | 0.050<br>0.030 |
| -04               | 16         | F-5A                | 0.115<br>0.045 | 0.022<br>0.015 | 0.009<br>0.004 | 0.440<br>0.245 | 0.285<br>0.245 | 0.315<br>0.130 | 0.050<br>0.030 |
| -05               | 20         | F-9A                | 0.115<br>0.045 | 0.022<br>0.015 | 0.009<br>0.004 | 0.540<br>0.245 | 0.300<br>0.245 | 0.330<br>0.130 | 0.050<br>0.030 |
|                   |            |                     |                |                |                |                |                |                | K              |
|                   |            |                     |                |                |                |                |                |                | L              |
|                   |            |                     |                |                |                |                |                |                | O              |
|                   |            |                     |                |                |                |                |                |                | S1             |
|                   |            |                     |                |                |                |                |                |                |                |