

Am79467


Subscriber Line Interface Circuit

DISTINCTIVE CHARACTERISTICS

- Optimized for long-loop operation
- Programmable constant-current feed
- Programmable loop-current detector
- Programmable ground-key detector
- Low standby power

- On-hook transmission
- -24 V to -58 V battery operation
- On-chip relay driver
- Two-wire impedance set by single external impedance


BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations							
A 70.407	-1	JC					
Am79467	-2						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


Note:

^{*} Functionality of the device from 0° C to $+70^{\circ}$ C is guaranteed by production testing. Performance from -40° C to $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAMS

Top View

28-Pin PLCC



Notes:

- 1. Pin 1 is marked for orientation.
- 2. NC = No connect



PIN DESCRIPTIONS

Pin Names	Туре	Description
AGND/DGND	Ground	Analog and digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Ground	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C2-C1	Input	Decoder. SLIC control pins. C2 is MSB and C1 is LSB. TTL compatible.
CAS	Capacitor	Anti-saturation capacitor pin for capacitor to filter reference voltage when operating in anti-saturation region.
DA	Input	Ring-Trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-Trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C2–C1 and E0–E1). The output is open-collector with a built-in 15 k Ω pull-up resistor.
E0	Input	DET enable. A logic High disables DET. A logic Low enables DET.
E1	Input	Ground-key enable. A logic High connects the off-hook/ring-trip detector to $\overline{\text{DET}}$, and a logic Low connects the ground-key/ring-trip detector to $\overline{\text{DET}}$.
HPA	Capacitor	High-pass filter capacitor. A(TIP) side of high-pass filter capacitor.
НРВ	Capacitor	High-pass filter capacitor. B(RING) side of high-pass filter capacitor.
NC	_	No connect. This pin not internally connected.
RD	Resistor	Detect resistor. Detector threshold set and filter pin.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). V _{RDC} is negative for normal polarity and positive for reverse polarity.
RINGOUT	Output	Ring relay driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receiver summing node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 1000 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node.
VBAT	Battery	Battery supply.
VCC	Power	+5 V power supply.
VEE	Power	–5 V power supply.
VTX	Output	Transmit audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

ABSOLUTE MAXIMUM RATINGS

Storage temperature60°C to +150°C
V_{CC} with respect to AGND/DGND 0.5 V to +7 V
V_{EE} with respect to AGND/DGND 0.5 V to -7 V
V_{BAT} with respect to AGND/DGND $\ldots0.5$ V to -70 V
BGND with respect to AGND/DGND $+3$ V to -3 V
A(TIP) or B(RING) to BGND:
Continuous V_{BAT} to +2 V 10 ms (f = 0.1 Hz) V_{BAT} - 20 V to +5 V 1 μ s (f = 0.1 Hz) V_{BAT} - 40 V to +10 V 250 ns (f = 0.1 Hz) V_{BAT} - 70 V to +15 V
Current from A(TIP) or B(RING) 70 mA
Current through relay driver 50 mA
Ring relay supply voltage 0 V to V_{BAT} + 75 V
DA and DB inputs:
Voltage on ring-trip inputs V_{BAT} to 0 V Current into ring-trip inputs ± 5 mA
C2–C1, E0, E1, DET
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Power Dissipation ($T_A \le 70^{\circ}C$):
Continuous

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature
$V_{CC} \cdot $
$V_{\mbox{\footnotesize EE}}$
V_{BAT}
AGND/DGND
BGND with respect to AGND/DGND100 mV to +100 mV

Operating Ranges define those limits between which device functionality is guaranteed.

^{*} Functionality of the device from 0° C to $+70^{\circ}$ C is guaranteed by production testing. Performance from -40° C to $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.

AMD

ELECTRICAL CHARACTERISTICS

Description	Test Conditions (Se	ee Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance							•
2-wire return loss	200 Hz to 500 Hz 500 Hz to 1 kHz 1.0 kHz to 3.4 kHz		25 27 23			dB	1, 4
Z _{VTX} , Analog output impedance				3	20	Ω	4
V _{VTX} , Analog output offset voltage	0°C to +70°C -40°C to +85°C		-35 -40		+35 +40	mV	4
Overload level, 2-wire and 4-wire	R _L = 600 Ω		3.1			Volc	2
Overload level	Load impedance > 20 k Ω		3.1			Vpk	
THD, Total harmonic distortion	1.0 kHz, 0 dBm			-65	-54	dB	5
THD, on-hook	0 dBm, R_L = 900 Ω , Batter	y = −51 V			-35.5	ub)
Longitudinal Performance							
Longitudinal to metallic L-T, L-4 balance	200 Hz to 3.4 kHz	-1 parts*	52				
Longitudinal to metallic L-T, L-4 balance	200 Hz to 1 kHz: 0°C to +70°C -40°C to +85°C	–2 parts*	63 55			dB	_ 4
	1 kHz to 3.4 kHz: 0°C to +70°C -40°C to +85°C	−2 parts*	58 55				<u> </u>
Longitudinal signal generation 4-L	200 Hz to 4 kHz, normal p	olarity	45	55			
Longitudinal current per pin (A or B)	Active state		25	35		mArms	
Longitudinal impedance (A or B)	0 Hz to 100 Hz			20	35	Ω/pin	
Idle Channel Noise							
C-message weighted noise	2-wire:	0°C to +70°C -40°C to +85°C		+7	+10 +12	-ID O	
	4-wire:	0°C to +70°C -40°C to +85°C		+7	+10 +12	dBrnC	
Psophometric weighted noise	2-wire:	0°C to +70°C -40°C to +85°C		-83	-80 -78	-ID	4
	4-wire:	0°C to +70°C -40°C to +85°C		-83	-80 -78	dBmp	4
Receive Summing Node (RSN)						•	•
RSN DC voltage	I _{RSN} = 0 mA			0		٧	
RSN impedance	200 Hz to 3.4 kHz			10	20	Ω	4
RSN current to metallic loop-current gain	300 Hz to 3.4 kHz	0°C to +70°C -40°C to +85°C	988 980	1000 1000	1012 1020		·

Note:

^{*} Performance Grade

ELECTRICAL CHARACTERISTICS (continued)


Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Insertion Loss and Balance Retu (2-Wire to 4-Wire, 4-Wire to 2-Wir	irn Signal re, and 4-Wire to 4-Wire, See Test Circuits	A and B)				
Gain accuracy over temperature	0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	1	0 0	+0.15 +0.20		3 4
Gain accuracy over frequency	300 Hz to 3.4 kHz 0°C to +70°C (relative to 1 kHz): -40°C to +85°C			+0.10 +0.15	dB	3 4
Gain tracking	+3 dBm to -55 dBm 0°C to +70°C (relative to 0 dBm): -40°C to +85°C	1		+0.10 +0.15		3, 4 4
Group delay	0 dBm, 1 kHz		5.3		μs	5
Line Characteristics						
Long loops, Active state	BAT = -50 V, R _{LDC} = 2000 Ω	21				4
I _L , Loop current accuracy	I _L in constant-current region	0.915I _L	ΙL	1.085I _L	mA	
I _L , Accuracy, Standby state	$I_{L} = \frac{ V_{BAT} - 3 V}{R_{L} + 1800}$ $T_{A} = 25^{\circ}C$	0.8I _L	ΙL	1.2l _L		
I _L , Loop current	Disconnect, R _L = 0			100	μА	
VAB, Open Circuit voltage	V _{BAT} = -50 V	42.8			٧	
Power Supply Rejection Ratio (V	RIPPLE = 100 mVrms), Active Normal State					
V _{CC} V _{EE} V _{BAT}	50 Hz to 3.4 kHz 50 Hz to 3.4 kHz 50 Hz to 3.4 kHz	30 30 35	40 36 41		dB	5
Effective internal resistance	CAS pin to GND		60		kΩ	4
Off-Hook Detector				•		
On-threshold	$R_D = 33 \text{ k}\Omega$	11.3		17.3		
Off-threshold	$R_D = 33 \text{ k}\Omega$	9.85		14.7	mA	
Hysteresis	$R_D = 33 \text{ k}\Omega$	0		3.2		
Power Dissipation, Battery = -58	3 V	•				
On-hook Open Circuit state			25			
On-hook Standby state		50		mW		
On-hook Active state	R _L = ∞, V _{BAT} = −50 V		145	300		
Off-hook Active state	$\begin{aligned} R_L &= 0 \ \Omega \\ R_L &= 300 \ \Omega \\ R_L &= 600 \ \Omega \end{aligned}$		1.5 1.4 1.2	1.8 1.6 1.4	W	



ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Supply Currents, Battery = -58 V						
I_{CC} , on-hook V_{CC} supply current	Open Circuit state Standby state Active state, V _{BAT} = -50 V		1.2 1.7 4.8	2.0 2.5 6.5		
I _{EE} , on-hook V _{EE} supply current	Open Circuit state Standby state Active state, V _{BAT} = -50 V		0.5 0.9 1.9	1.3 1.6 3.0	m A	
I _{BAT} , on-hook V _{BAT} supply current	Open Circuit state Standby state Active state, V _{BAT} = -50 V		0.3 0.7 2.6	1.2 1.6 4.5		
Ground-Key Detector Thresholds		'				
I _A and I _B delta to trigger the ground-key detector		8	12	17		
${\rm I_A}$ and ${\rm I_B}$ delta to clear the triggered ground-key detector		3	7	12	m A	
Hysteresis		3	5	8		
Ring-Trip Detector Input						
Bias current		-500	-100		nA	
Offset voltage	Source resistance = 0 to 2 $M\Omega$	-50	0	+50	mV	
Input resistance	Unbalanced Balanced	1 3			МΩ	4
Input common mode range		V _{BAT}		-2	V	
Logic Inputs (C2–C1, E0, E1)						
V _{IH} , Input High voltage		2.0			v	
V _{IL} , Input Low voltage				0.8	'	
I _{IH} , Input High current	All inputs except E1	-75		40		
Input High current	Input E1	-75		45	μΑ	
I _{IL} , Input Low current		-500				
Logic Output (DET)						
V _{OH} , Output Low voltage	I_{OUT} = 0.8 mA, 15 k Ω to V_{CC}			0.40		
V _{OL} , Output High voltage	I_{OUT} = -0.1 mA, 15 k Ω to V_{CC}	2.4			V	
Internal pull-up resistor		8		25	kΩ	
Relay Driver Output (RINGOUT)						
On voltage	I _{OL} = 25 mA		+0.2	+0.75	V	
Off leakage	V _{OH} = +12 V			10	μΑ	

RELAY DRIVER SCHEMATIC




SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Тур	Max	Unit	Note
tgkde	E1 Low to DET High (E0 = 1)		0°C to +70°C -40°C to +85°C			3.8 4.0		
	E1 Low to DET Low (E0 = 1)	Ground-Key Detect state R _I open, R _G connected	0°C to +70°C -40°C to +85°C			1.1 1.6		
tgkdd	E0 High to $\overline{\text{DET}}$ Low (E1 = 0)	(See Figures E and F)	0°C to +70°C -40°C to +85°C			1.1 1.6		
tgkd0	E0 Low to DET High (E1 = 0)		0°C to +70°C -40°C to +85°C			3.8 4.0		4
tshde	E1 High to $\overline{\rm DET}$ Low (E0 = 1)		0°C to +70°C -40°C to +85°C			1.2 1.7	μs	4
	E1 High to DET High (E0 = 1)	Switchhook Detect state $R_1 = 600 \Omega$, R_G open	0°C to +70°C -40°C to +85°C			3.8 4.0		
tshdd	E0 High to DET Low (E1 = 1)	(See Figures E and F)	0°C to +70°C -40°C to +85°C			1.1 1.6		
tshd0	E0 Low to DET High (E1 = 1)		0°C to +70°C -40°C to +85°C			3.8 4.0		

SWITCHING WAVEFORMS

E1 to DET



E0 to DET




Note:

All delays measured at 1.4 V level.

Notes:

1. Unless otherwise noted, test conditions are BAT = -52 V, $V_{CC} = +5$ V, $V_{EE} = -5$ V, $R_L = 600$ Ω , $C_{HP} = 18$ nF, $R_{DC1} = R_{DC2} = 52.3$ k Ω , $C_{DC} = 0.68$ μ F, $R_D = 33$ k Ω , no fuse resistors, $D_1 = 1$ N400x, two-wire AC input impedance is a 600 Ω resistance synthesized by the programming network shown below.



Where: $R_{T1} = R_{T2} = R_{RX} = 300 \text{ k}\Omega$, $C_{T1} = 150 \text{ pF}^*$

- 2. Overload level is defined when THD = 1%.
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.

Table 1. SLIC Decoding

State	E1 C1 C2		C2	Two-Wire Status	Detector Mode	DET Output
0	0	0	0	Open Circuit	No active detector	Logic level High
1	0	0	1	Active	Ground-key detector	Ground key
2	0	1	0	Ringing	No active detector	Logic level High
3	0	1	1	Standby	Ground-key detector	Ground key
4	1	0	0	Open Circuit	No active detector	Logic level High
5	1	0	1	Active	Loop-current detector	Loop-current status
6	1	1	0	Ringing	Ring-trip detector	Ring-trip status
7	1	1	1	Standby	Loop-current detector	Loop-current status

Note:


E0 = 1. For E0 = 0, $\overline{DET} = logic level High.$

^{*} C_{T1} is not required when 23 dB two-wire return loss at higher voice frequencies is acceptable. If C_{T1} is not used, R_{T1} and R_{T2} can be combined into one resistor. If this SLIC is used with a DSLACTM device, C_{T1} is not required.

Table 2. User-Programmable Components

$Z_{\rm T} = 1000(Z_{\rm 2WIN} - 2R_{\rm F})$	Where Z_T is connected between the VTX and RSN pins. The fuse resistors are R_F , and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier
	pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_{T}}{2}$	Where $Z_{\rm RX}$ is connected from $V_{\rm RX}$ to the RSN pin and $Z_{\rm T}$ is defined above. This equation sets the receive gain to 0 dB when the SLIC is terminated with an impedance equal to $Z_{\rm 2WIN}$.
$R_{DC1} + R_{DC2} = \frac{2500 \text{ V}}{I_{LOOP}}$ $C_{DC} = 30 \text{ ms} \left(\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}}\right)$	Where R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$R_{\rm D} = \frac{365}{I_{\rm T}} \ , \qquad C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$	Where $R_{\rm D}$ and $C_{\rm D}$ form the network connected from RD to -5 V and $I_{\rm T}$ is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{(1.2 \cdot 10^5)f_c}$	Where C_{CAS} is the regulator filter capacitor and $f_{\rm c}$ is the desired filter cut-off frequency.

DC FEED CHARACTERISTICS



$$R_{DC} = 104.6 \text{ k}\Omega$$

 $V_{BAT} = 51.3 \text{ V}$
 $R_D = 33 \text{ k}\Omega$

Notes:

1. Constant-current region: $I_{L} = \frac{2500}{R_{DC}}$

2. Anti-sat (battery tracking) turn-on: $V_{AB} = 0.96 |V_{BAT}| - 3.65$

3. Open Circuit voltage: $V_{AB} = 1.025 |V_{BAT}| - 6.23$

4. Anti-sat region ($I_L > I_{DET}$): $V_{AB} = 0.96 |V_{BAT}| - 3.65 + \frac{2500}{600} - I_L (\frac{R_{DC}}{600})$

5. Anti-sat region ($I_L < I_{DET}$): $V_{AB} = 1.025 |V_{BAT}| - 6.23 - I_L (\frac{R_{DC}}{600})$


6. Loop-detect (I_{DET}) threshold: $I_{DET} = \frac{365}{R_D}$

7. Anti-sat transition region, off-hook to on-hook

8. Anti-sat transition region, on-hook to off-hook

a. V_A–V_B (V_{AB}) Voltage vs. Loop Current (Typical)

DC FEED CHARACTERISTICS (continued)




 R_{DC} = 104.6 $k\Omega$

 $V_{BAT} = 51.3 \text{ V}$

 $R_D = 33 \text{ k}\Omega$

b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by R_{DC1} and R_{DC2}

c. Feed Programming


Figure 1. DC Feed Characteristics

TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss


B. Four- to Two-Wire Insertion Loss and Balance Return Signal




C. Longitudinal Balance

D. Two-Wire Return Loss Test Circuit

TEST CIRCUITS (continued)




E. Loop-Detector Switching



F. Ground-Key Switching


TEST CIRCUITS (continued)



G. Am79467 Test Circuit

PHYSICAL DIMENSION

PL028



REVISION SUMMARY

Revision A to Revision B

- Minor changes to the data sheet style and format were made to conform to AMD standards.
- Electrical Characteristics—Under Longitudinal Performance, the specifications for Longitudinal to Metallic moved from the Typ column to the Min column.
- Table 2—The equation on the second row was revised.

Revision B to Revision C

Minor changes to the data sheet style and format were made to conform to AMD standards.

Revision C to Revision D

- The physical dimension (PL028) was added to the Physical Dimension section.
- Deleted the Ceramic DIP and Plastic DIP packages and references to them.
- Updated the Pin Description table to correct inconsistencies.