# 512 × 8 CACHE ADDRESS COMPARATOR

DW. JD. OR NT PACKAGE

(TOP VIEW)

RESET 1

A5 🛛 2

A4[] 3

A3 🛙 4

A2 🛛 5

D3[6

D0**[**7

D1 8 D2[] 9

W[ 10

PE 11

GND 12

D2911, MARCH 1982-REVISED SEPTEMBER 1990

24 Vcc

23 🛛 A1

22 🗍 A0

21 A8

20 🛛 A7

19 A6

18 D5

17 🛛 D4

16 D7

15 D6

14 MATCH 13 S

- 'ACT2150A is Recommended for New Designs Fast Address to Match Valid Delay – Two Speed Ranges: 35 ns and 45 ns
- 512 × 9 Internal RAM
- 300-Mil 24-Pin Ceramic Side-Brazed or Plastic Dual-In-Line or Small Outline Packages
- Max Power Dissipation: 660 mW
- **On-Chip Parity Generation and Checking**
- Parity Error Output/Force Parity Error Input
- **On-Chip Address/Data Comparator**
- Asynchronous, Single-Cycle Reset
- Easily Expandable
- **Fully Static**
- Reliable SMOS (Scaled NMOS) Technology
- TTL- and CMOS Compatible Inputs and Outputs

#### description

This 8-bit-slice cache address comparator consists of a high-speed 512 × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. It is fabricated using N-channel silicon gate technology for high speed and simple interface with MOS and bipolar TTL circuits. The cache address comparator is easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.

When  $\overline{S}$  is low and  $\overline{W}$  is high, the cache address comparator compares the contents of the memory location addressed by A0-A8 with the data on D0-D7 plus generated parity. An equality is indicated by the high level on the MATCH output. A low-level output from PE signifies a parity error in the internal RAM data. PE is an N-channel open-drain output for easy OR-tying. During a write cycle (S and  $\overline{W}$  low), data on D0-D7 plus generated even parity are written in the 9-bit memory location addressed by A0-A8. Also during write, a parity error may be forced by holding PE low.

A RESET input is provided for initialization. When RESET goes low, all 512 × 9 RAM locations are cleared and the MATCH output is forced high.

The cache address comparator operates from a single 5-V supply and is offered in a 24-pin 300-mil ceramic side-brazed or plastic dual-in-line packages and plastic "Small Outline" packages. The device is fully TTL compatible and is characterized for operation from 0°C to 70°C.

### for complete data sheet

The complete version of this data sheet and application information can be obtained by calling the DVP Applications Group at 214-997-5762.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 \* DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

## **TMS2150A** $512\times8$ CACHE ADDRESS COMPARATOR

#### MATCH OUTPUT DESCRIPTION $\label{eq:MATCH} \begin{array}{l} \mathsf{MATCH} = \mathsf{V}_{OH} \mbox{ if: } [\texttt{A0-A8}] = \mathsf{D0-D7} + \mbox{ parity,} \\ \mbox{ or: } \overline{\texttt{RESET}} = \mathsf{V}_{IL}. \end{array}$ OUTPUTS FUNCTION DESCRIPTION ΡĒ MATCH or: $\overline{S} = V_{IH}$ , L Parity Error L or: $\overline{W} = V_{|L|}$ L н Not Equal Undefined Error н L н н Equal $\overline{S} = V_{IL}$ , and $\overline{W} = V_{IH}$ logic diagram (positive logic) RESET -RAM 512 X 9 COMP 8 R 22 0 A0 D 23 A1 14 Match 5 P=Q A2 8 4 A3 $A \frac{0}{511}$ 3 Q Α4 2 A5 -19 A6 20 A7 8 21 8 2k 11 PE A8 ۵ C1 Input ΕN Buffers Parity 7 Checker 1D 1 D0 . 8 D1 9 D2 6 D3 27 D4 -28 D5 15 D6 16 D7 13 Parity s-Generator 8 2k + 1 w ------

FUNCTION TABLE

•



10-6