

$64MBIT~(4MBIT\times 16)\\ PAGE~MODE~DUAL~WORK~FLASH~MEMORY$

Table of Contents-

1. GENERAL DESCRIPTION	2
2. FEATURES	2
3. PIN CONFIGURATION	3
4. ELECTRICAL CHARACTERISTICS	16
Absolute Maximum Ratings*	16
Operating Conditions	16
Capacitance ⁽¹⁾	17
AC Input/Output Test Conditions	17
DC Characteristics	18
AC Characteristics - Read-only Operations(1)	20
AC Characteristics - Write Operations ^(1, 2)	23
Reset Operations	25
Reset AC Specifications	25
Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance ⁽³⁾	26
5. ADDITIONAL INFORMATION	27
Recommended Operating Conditions	27
At Device Power-Up	27
Glitch Noises	28
6. ORDERING INFORMATION	29
7. PACKAGE DIMENSIONS	30
48-pin Standard Thin Small Outline Package (measured in millimeters)	30
48-ball TFBGA (8 mm x 11 mm) (measurements in millimeters)	30
2 VERSION LUCTORY	0.4

- 1 -



1. GENERAL DESCRIPTION

The W28F641, a 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can be operated at VDD = 2.7V to 3.6V and VPP = 1.65V to 3.6V or 11.7V to 12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The W28F641 provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time-consuming wait states. Furthermore, the configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program. Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

2. FEATURES

- 64M Density with 16Bit I/O Interface
- High-Performance Reads
 - 80/35 nS 8-Word Page Mode
- Configurative 4-Plane Dual Work
 - Flexible Partitioning
 - Read operations during Block Erase or (Page Buffer) Program
 - Status Register for Each Partition
- Low Power Operation
 - 2.7V Read and Write Operations
 - VDDQ for Input/Output Power Supply Isolation
 - Automatic Power Savings Mode Reduces
 ICCR in Static Mode
- Enhanced Code + Data Storage
 - 5 μS Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - $-5 \mu S/ Word (Typ.)$ at 12V V_{PP}
- Operating Temperature
 - -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
 - Eight 4k-word Parameter Blocks

- One hundred and twenty-seven 32k-word Main Blocks
- Top or Bottom Parameter Location
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset
 - Absolute Protection with $V_{PP} \le V_{PPLK}$
 - Block Erase, Full Chip Erase, (Page Buffer)
 Word Program Lockout during Power
 Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 11 $\mu\text{S}/$ Word (Typ.) Programming
 - 12V No Glue Logic 9 $\mu S/$ Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
 - Common Flash Interface (CFI)
 - Basic Command Set
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- Chip-Size Packaging
 - 0.75 mm pitch 48-Ball TFBGA and 48-Pin TSOP
- ETOX™ Flash Technology



• No designed or rated as radiation hardened

* ETOX is a trademark of Intel Corporation.

3. PIN CONFIGURATION




Figure 1. 0.75 mm pitch TFBGA 48-Ball and 48-Lead TSOP (Normal Bend) Pinout



Table 1. Pin Descriptions

SYMBOL	TYPE	NAME AND FUNCTION
A0 – A21	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A0 – A21.
DQ0 – DQ15	INPUT/ OUTPUT	DATA INPUT/OUTPUTS : Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
#CE	INPUT	CHIP ENABLE : Activates the device's control logic, input buffers, decoders and sense amplifiers. $\#CE$ -high (V_{IH}) deselects the device and reduces power consumption to standby levels.
#RESET	INPUT	RESET : When low (V_{IL}) , #RESET resets internal automation and inhibits write operations, which provides data protection. #RESET-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. #RESET must be low during power-up/down.
#OE	INPUT	OUTPUT ENABLE : Gates the device's outputs during a read cycle.
#WE	INPUT	WRITE ENABLE : Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of #CE or #WE (whichever goes high first).
#WP	INPUT	WRITE PROTECT : When #WP is $V_{\rm IL}$, locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When #WP is $V_{\rm IH}$, lock-down is disabled.
		MONITORING POWER SUPPLY VOLTAGE: V_{PP} is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$, block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted.
V_{PP}	INPUT	Applying 12V ± 0.3 V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V ± 0.3 V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V ± 0.3 V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
V _{DD}	SUPPLY	DEVICE POWER SUPPLY : With $V_{DD} \le V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{DD} voltage (see DC Characteristics) produce spurious results and should not be attempted.
V_{DDQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V to 3.6V): Power supply for all input/output pins.
V _{SS}	SUPPLY	GROUND: Do not float any ground pins.



Table 2. Simultaneous Operation Modes Allowed with Four Planes (1,2)

			THEN	THE MO	DES ALL	OWED IN	THE OTH	ER PAF	RTITIO	N IS:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	Х	Χ	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	Χ	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Χ	Х	Χ	Х	Х	Х	Х	Χ	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	Х	х	Х							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	Х	х	Х							Х
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х	

Notes:

- 1. "X" denotes the operation available.
- 2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.



BL	OCK NUMBER	ADDRESS RANGE	B	LOC	K NUMBER	ADDRESS RANGE
	134 4K-WORD	3FF000H - 3FFFFFH		63	32K-WORD	1F8000H - 1FFFFFH
	133 4K-WORD	3FE000H - 3FEFFFH		62	32K-WORD	1F0000H - 1F7FFFH
	132 4K-WORD	3FD000H - 3FDFFFH		61	32K-WORD	1E8000H - 1EFFFFH
	131 4K-WORD	3FC000H - 3FCFFFH		60 59	32K-WORD 32K-WORD	1E0000H - 1E7FFFH 1D8000H - 1DFFFFH
	130 4K-WORD 129 4K-WORD	3FB000H - 3FBFFFH 3FA000H - 3FAFFFH		58	32K-WORD	1D0000H - 1D7FFFH
	128 4K-WORD	3F9000H - 3F9FFFH		57	32K-WORD	1C8000H - 1CFFFFH
	127 4K-WORD	3F8000H - 3F8FFFH		56	32K-WORD	1C0000H - 1C7FFFH
	126 32K-WORD	3F0000H - 3F7FFFH		55	32K-WORD	1B8000H - 1BFFFFH
	125 32K-WORD	3E8000H - 3EFFFFH		54	32K-WORD	1B0000H - 1B7FFFH
	124 32K-WORD	3E0000H - 3E7FFFH	PLANE	53	32K-WORD	1A8000H - 1AFFFFH
Π	123 32K-WORD	3D8000H - 3DFFFFH	٦	52	32K-WORD	1A0000H - 1A7FFFH
Ş	122 32K-WORD	3D0000H - 3D7FFFH		51 50	32K-WORD	198000H - 19FFFFH
PLANE	121 32K-WORD	3C8000H - 3CFFFFH	(UNIFORM	49	32K-WORD 32K-WORD	190000H - 197FFFH 188000H - 18FFFFH
	120 32K-WORD 119 32K-WORD	3C0000H - 3C7FFFH 3B8000H - 3BFFFFH	ō	48	32K-WORD	180000H - 187FFFH
Ä	118 32K-WORD	3B0000H - 3B7FFFH	⊢⊢	47	32K-WORD	178000H - 17FFFFH
_	117 32K-WORD	3A8000H - 3AFFFFH	=	46	32K-WORD	170000H - 177FFFH
ш	116 32K-WORD	3A0000H - 3A7FFFH		45	32K-WORD	168000H - 16FFFFH
⋛	115 32K-WORD	398000H - 39FFFFH	22	44	32K-WORD	160000H - 167FFFH
ž	114 32K-WORD	390000H - 397FFFH	PLANE1	43	32K-WORD	158000H - 15FFFFH
(PAKAM	113 32K-WORD	388000H - 38FFFFH	4	42	32K-WORD	150000H - 157FFFH
<u> </u>	112 32K-WORD	380000H - 387FFFH	٦ ٦	41	32K-WORD	148000H - 14FFFFH
E	111 32K-WORD	378000H - 37FFFFH	1 -	40 39	32K-WORD 32K-WORD	140000H - 147FFFH 138000H - 13FFFFH
"	110 32K-WORD 109 32K-WORD	370000H - 377FFFH		38	32K-WORD	130000H - 137FFFH
PLAN	109 32K-WORD 108 32K-WORD	368000H - 36FFFFH 360000H - 367FFFH		37	32K-WORD	128000H - 12FFFFH
۲.	107 32K-WORD	358000H - 35FFFFH		36	32K-WORD	120000H - 127FFFH
_	106 32K-WORD	350000H - 357FFFH		35	32K-WORD	118000H - 11FFFFH
	105 32K-WORD	348000H - 34FFFFH		34	32K-WORD	110000H - 117FFFH
	104 32K-WORD	340000H - 347FFFH		33	32K-WORD	108000H - 10FFFFH
	103 32K-WORD	338000H - 33FFFFH		32	32K-WORD	100000H - 107FFFH
	102 32K-WORD	330000H - 337FFFH		104	20K WODD	7 05000011 05555511
	101 32K-WORD	328000H - 32FFFFH		31	32K-WORD 32K-WORD	0F8000H - 0FFFFFH 0F0000H - 0F7FFFH
	100 32K-WORD 99 32K-WORD	320000H - 327FFFH 318000H - 31FFFFH		29	32K-WORD	0E8000H - 0EFFFFH
	98 32K-WORD	310000H - 317FFFH		28	32K-WORD	0E0000H - 0E7FFFH
	97 32K-WORD	308000H - 30FFFFH		27	32K-WORD	0D8000H - 0DFFFFH
	96 32K-WORD	300000H - 307FFFH		26	32K-WORD	0D0000H - 0D7FFFH
	•	•		25	32K-WORD	0C8000H - 0CFFFFH
	95 32K-WORD	2F8000H - 2FFFFFH		24	32K-WORD	0C0000H - 0C7FFFH
	94 32K-WORD	2F0000H - 2F7FFFH	ω	23	32K-WORD	0B8000H - 0BFFFFH
	93 32K-WORD	2E8000H - 2EFFFFH	PLANE	22	32K-WORD 32K-WORD	0B0000H - 0B7FFFH 0A8000H - 0AFFFFH
	92 32K-WORD	2E0000H - 2E7FFFH	₹	20	32K-WORD	0A0000H - 0A7FFFH
	91 32K-WORD 90 32K-WORD	2D8000H - 2DFFFFH 2D0000H - 2D7FFFH	ᆸ	19	32K-WORD	098000H - 09FFFFH
	89 32K-WORD	2C8000H - 2CFFFFH	Σ	18	32K-WORD	090000H - 097FFFH
	88 32K-WORD	2C0000H - 2C7FFFH	<u>~</u>	17	32K-WORD	088000H - 08FFFFH
_	87 32K-WORD	2B8000H - 2BFFFFH	ļΩ	16	32K-WORD	080000H - 087FFFH
7	86 32K-WORD	2B0000H - 2B7FFFH	(UNIFORM	15	32K-WORD	078000H - 07FFFFH
PLANE	85 32K-WORD	2A8000H - 2AFFFFH	15	14	32K-WORD	070000H - 077FFFH
بّ	84 32K-WORD	2A0000H - 2A7FFFH		13	32K-WORD	068000H - 06FFFFH
	83 32K-WORD	298000H - 29FFFFH	PLANE	12	32K-WORD	060000H - 067FFFH
⋛	82 32K-WORD	290000H - 297FFFH	3	11	32K-WORD 32K-WORD	058000H - 05FFFFH 050000H - 057FFFH
ō	81 32K-WORD 80 32K-WORD	288000H - 28FFFFH 280000H - 287FFFH	5	9	32K-WORD	048000H - 04FFFFH
Ĭ	79 32K-WORD	278000H - 27FFFH 278000H - 27FFFFH	<u> </u>	8	32K-WORD	040000H - 047FFFH
UNIFORM	78 32K-WORD	270000H - 277FFFH	1	7	32K-WORD	038000H - 03FFFFH
2	77 32K-WORD	268000H - 26FFFFH	1	6	32K-WORD	030000H - 037FFFH
2	76 32K-WORD	260000H - 267FFFH	1	5	32K-WORD	028000H - 02FFFFH
¥	75 32K-WORD	258000H - 25FFFFH		4	32K-WORD	020000H - 027FFFH
PLANE	74 32K-WORD	250000H - 257FFFH	1	3	32K-WORD	018000H - 01FFFFH
7	73 32K-WORD	248000H - 24FFFFH	1	2	32K-WORD	010000H - 017FFFH
_	72 32K-WORD	240000H - 247FFFH	1	0	32K-WORD 32K-WORD	008000H - 00FFFFH 000000H - 007FFFH
	71 32K-WORD	238000H - 23FFFFH	<u> </u>	U	JZN-WUKD	J 000000n - 00/FFFH
	70 32K-WORD 69 32K-WORD	230000H - 237FFFH 228000H - 22FFFFH				
	68 32K-WORD	220000H - 227FFFH				
	67 32K-WORD	218000H - 21FFFFH				
	66 32K-WORD	210000H - 217FFFH				
	65 32K-WORD	208000H - 20FFFFH				
	64 32K-WORD	200000H - 207FFFH				

Figure 2.1 Top Parameter Memory Map



OCK NUMBER	ADDRESS RANGE	E	BLOC	K NUMBER	ADDRESS RANGI
134 32K-WORD	3F8000H - 3FFFFFH		70	32K-WORD	1F8000H - 1FFFFFH
133 32K-WORD	3F0000H - 3F7FFFH		69	32K-WORD	1F0000H - 1F7FFFH
132 32K-WORD	3E8000H - 3EFFFFH		68	32K-WORD	1E8000H - 1EFFFFH
31 32K-WORD	3E0000H - 3E7FFFH		67	32K-WORD	1E0000H - 1E7FFFH
130 32K-WORD	3D8000H - 3DFFFFH		66	32K-WORD	1D8000H - 1DFFFFH
129 32K-WORD	3D0000H - 3D7FFFH		65	32K-WORD	1D0000H - 1D7FFFH
128 32K-WORD	3C8000H - 3CFFFFH		64	32K-WORD	1C8000H - 1CFFFFH
127 32K-WORD	3C0000H - 3C7FFFH		63	32K-WORD	1C0000H - 1C7FFFH
126 32K-WORD	3B8000H - 3BFFFFH	Ш	62	32K-WORD	1B8000H - 1BFFFFH
125 32K-WORD 124 32K-WORD	3B0000H - 3B7FFFH	PLANE	61	32K-WORD	1B0000H - 1B7FFFH
124 32K-WORD 123 32K-WORD	3A8000H - 3AFFFFH 3A0000H - 3A7FFFH	₹	60 59	32K-WORD 32K-WORD	1A8000H - 1AFFFFH 1A0000H - 1A7FFFH
122 32K-WORD	398000H - 39FFFFH	14	58	32K-WORD	198000H - 19FFFFH
121 32K-WORD	390000H - 397FFFH		57	32K-WORD	190000H - 197FFFH
120 32K-WORD	388000H - 38FFFFH	2	56	32K-WORD	188000H - 18FFFFH
19 32K-WORD	380000H - 387FFFH	15	55	32K-WORD	180000H - 187FFFH
8 32K-WORD	378000H - 37FFFFH	L L	54	32K-WORD	178000H - 17FFFFH
	370000H - 377FFFH	Z	53	32K-WORD	170000H - 177FFFH
7 32K-WORD 6 32K-WORD	368000H - 36FFFFH	(UNIFORM	52	32K-WORD	168000H - 16FFFFH
	360000H - 367FFFH		51	32K-WORD	160000H - 167FFFH
5 32K-WORD 4 32K-WORD		PLANE1		32K-WORD	
	358000H - 35FFFFH 350000H - 357FFFH	Z	50 40		158000H - 15FFFFH 150000H - 157FFFH
3 32K-WORD	350000H - 357FFFH	4	49	32K-WORD	150000H - 157FFFH
2 32K-WORD 1 32K-WORD	348000H - 34FFFFH	14	48	32K-WORD 32K-WORD	148000H - 14FFFFH 140000H - 147FFFH
	340000H - 347FFFH				
0 32K-WORD 0 32K-WORD	338000H - 33FFFFH		46	32K-WORD	138000H - 13FFFFH
	330000H - 337FFFH		45	32K-WORD	130000H - 137FFFH
8 32K-WORD 7 32K-WORD	328000H - 32FFFFH		44	32K-WORD	128000H - 12FFFFH
	320000H - 327FFFH		43	32K-WORD	120000H - 127FFFH
6 32K-WORD	318000H - 31FFFFH		42	32K-WORD	118000H - 11FFFFH
05 32K-WORD 04 32K-WORD	310000H - 317FFFH		41	32K-WORD	110000H - 117FFFH
	308000H - 30FFFFH		40	32K-WORD	108000H - 10FFFFH
32K-WORD	300000H - 307FFFH		39	32K-WORD	100000H - 107FFFH
3 33K WODD	2590001 255551		20	33K WODD	1 0500000 055550
2 32K-WORD 1 32K-WORD	2F8000H - 2FFFFFH		38	32K-WORD 32K-WORD	0F8000H - 0FFFFFH
	2F0000H - 2F7FFFH		37		0F0000H - 0F7FFFH
32K-WORD 32K-WORD	2E8000H - 2EFFFFH		36	32K-WORD	0E8000H - 0EFFFFH
	2E0000H - 2E7FFFH		35	32K-WORD	0E0000H - 0E7FFFH
32K-WORD	2D8000H - 2DFFFFH		34	32K-WORD	0D8000H - 0DFFFFH
32K-WORD	2D0000H - 2D7FFFH		33	32K-WORD	0D0000H - 0D7FFFH
32K-WORD	2C8000H - 2CFFFFH		32	32K-WORD	0C8000H - 0CFFFFH
32K-WORD	2C0000H - 2C7FFFH		31	32K-WORD	0C0000H - 0C7FFFH
32K-WORD	2B8000H - 2BFFFFH		30	32K-WORD	0B8000H - 0BFFFFH
32K-WORD	2B0000H - 2B7FFFH		29	32K-WORD	0B0000H - 0B7FFFH
32K-WORD	2A8000H - 2AFFFFH	_	28	32K-WORD	0A8000H - 0AFFFFH
32K-WORD	2A0000H - 2A7FFFH	Θ	27	32K-WORD	0A0000H - 0A7FFFH
32K-WORD	298000H - 29FFFFH	PLANI	26	32K-WORD	098000H - 09FFFFH
32K-WORD	290000H - 297FFFH	13	25	32K-WORD	090000H - 097FFFH
32K-WORD	288000H - 28FFFFH		24	32K-WORD	088000H - 08FFFFH
32K-WORD	280000H - 287FFFH		23	32K-WORD	080000H - 087FFFH
32K-WORD	278000H - 27FFFFH	Ë	22	32K-WORD	078000H - 07FFFFH
32K-WORD	270000H - 277FFFH		21	32K-WORD	070000H - 077FFFH
32K-WORD	268000H - 26FFFFH	=	20	32K-WORD	068000H - 06FFFFH
32K-WORD	260000H - 267FFFH	(PARAM	19	32K-WORD	060000H - 067FFFH
32K-WORD	258000H - 25FFFFH	- 2	18	32K-WORD	058000H - 05FFFFH
32K-WORD	250000H - 257FFFH	⋖	17	32K-WORD	050000H - 057FFFH
32K-WORD	248000H - 24FFFFH		16	32K-WORD	048000H - 04FFFFH
32K-WORD	240000H - 247FFFH		15	32K-WORD	040000H - 047FFFH
32K-WORD	238000H - 23FFFFH	品	14	32K-WORD	038000H - 03FFFFH
32K-WORD	230000H - 237FFFH	PLAN	13	32K-WORD	030000H - 037FFFH
32K-WORD	228000H - 22FFFFH	₹	12	32K-WORD	028000H - 02FFFFH
32K-WORD	220000H - 227FFFH	굽	11	32K-WORD	020000H - 027FFFH
32K-WORD	218000H - 21FFFFH	-	10	32K-WORD	018000H - 01FFFFH
32K-WORD 32K-WORD	210000H - 217FFFH		9	32K-WORD	010000H - 017FFFH
32K-WORD	208000H - 20FFFFH		8	32K-WORD	008000H - 00FFFFH
1 32K-WORD	200000H - 207FFFH		7	4K-WORD	007000H - 007FFFH
			6	4K-WORD	006000H - 006FFFH
			5	4K-WORD	005000H - 005FFFH
			4	4K-WORD	004000H - 004FFFH
			3	4K-WORD	003000H - 003FFFH
			2	4K-WORD	002000H - 002FFFH
		1			
			0	4K-WORD 4K-WORD	001000H - 001FFFH 000000H - 000FFFH

Figure 2.2 Bottom Parameter Memory Map

Publication Release Date: March 27, 2003 Revision A3



Table 3. Identifier Codes and OTP Address for Read Operation

	CODE	ADDRESS [A15 – A0]	DATA [DQ15 – DQ0]	NOTES
Manufacture Code	Manufacture Code	0000H	00B0H	1
Device Code	Top Parameter	0001H	00B0H	1, 2
Device Code	Bottom Parameter	000111	00B1H	1, 2
	Block is Unlocked		DQ0 = 0	3
Plack Look Configuration Code	Block is Locked	Block Address	DQ0 = 1	3
Block Lock Configuration Code	Block is not Locked-Down	+2	DQ1 = 0	3
	Block is Locked-Down		DQ1 = 1	3
Device Configuration Code	Partition Configuration register	0006H	PCRC	1, 4
ОТР	OTP Lock	0080H	OTP-LK	1, 5
OIF	OTP	0081-0088H	OTP	1, 6

Notes:

- 1. The address A21 A16 are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data
- Bottom parameter device has its parameter blocks in the plane0 (The lowest address).Top parameter device has its parameter blocks in the plane3 (The highest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
 - DQ15 DQ2 are reserved for future implementation.
- 4. PCRC = Partition Configuration Register Code.
- 5. OTP-LK = OTP Block Lock configuration.
- 6. OTP = OTP Block data.

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾

PARTITION	CONFIGURATIO	N REGISTER ⁽²⁾	ADDRESS (64M-bit device)
PCR.10	PCR.9	PCR.8	[A21 – A16]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

- 1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).
- 2. Refer to Table 12 for the partition configuration register.






Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 5. Bus Operations (1, 2)

MODE	NOTE	#RESET	#CE	#OE	#WE	ADDRESS	V _{PP}	DQ0 - 15
Read Array	6	V _{IH}	V_{IL}	V _{IL}	V _{IH}	Х	Χ	DOUT
Output Disable		V _{IH}	V_{IL}	V _{IH}	V _{IH}	Х	Χ	High Z
Standby		V _{IH}	V_{IH}	Х	Х	Х	Χ	High Z
Reset	3	V_{IL}	Х	Х	Х	Х	Χ	High Z
Read Identifier Codes/OTP	6	V _{IH}	V_{IL}	V _{IL}	V _{IH}	See Table 3, 4	Х	See Table 3, 4
Read Query	6,7	V _{IH}	V_{IL}	V _{IL}	V _{IH}	See Appendix	Х	See Appendix
Write	4,5,6	V _{IH}	V_{IL}	V _{IH}	V _{IL}	Х	Х	DIN

- 1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered.
- 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK} and $V_{PPH1/2}$ voltages.
- 3. #RESET at $V_{\text{SS}}\,\pm\!0.2V$ ensures the lowest power consumption.
- 4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $V_{PP} = V_{PPH1/2}$ and $V_{DD} = 2.7V$ to 3.6V. Command writes involving full chip erase are reliably executed when $V_{PP} = V_{PPH1}$ and $V_{DD} = 2.7V$ to 3.6V.
- 5. Refer to Table 6 for valid DIN during a write operation.
- 6. Never hold #OE low and #WE low at the same timing.
- 7. Refer to Appendix for more information about query code.



Table 6. Command Definitions⁽¹¹⁾

	BUS		FIRST	BUS CY	CLE	SECO	ND BUS (CYCLE
COMMAND	CYCLES REQ'D.	NOTE	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5, 9	Write	X	30H	Write	X	D0H
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	вон			
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	C0H	Write	OA	OD
Set Partition configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

- 1. Bus operations are defined in Table 5.
- 2. All address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.
 - X = Any valid address within the device.
 - PA = Address within the selected partition.
 - IA = Identifier codes address (See Table 3 and Table 4).
 - QA = Query codes address. Refer to Appendix for details.
 - BA = Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA = Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - OA = Address of OTP block to be read or programmed (See Figure 3).
- PCRC = Partition configuration register code presented on the address A0 A15.
- 3. ID = Data read from identifier codes. (See Table 3 and Table 4).
 - QD = Data read from query database. Refer to Appendix for details.
 - SRD = Data read from status register. See Table 10 and Table 11 for a description of the status register bits.
 - WD = Data to be programmed at location WA. Data is latched on the rising edge of #WE or #CE (whichever goes high first) during command write cycles.
 - OD = Data within OTP block. Data is latched on the rising edge of #WE or #CE (whichever goes high first) during command write cycles.
 - N-1 = N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when #RESET is VIH.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.



- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when #WP is V_{IL}. When #WP is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by Winbond for future device implementations and should not be used

Table 7. Functions of Block Lock⁽⁵⁾ and Block Lock-Down

		CURRE		ERASE/PROGRAM	
State	#WP	DQ1 ⁽¹⁾	DQ0 ⁽¹⁾	State Name	ALLOWED ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Notes:

- DQ0 = 1: a block is locked; DQ0 = 0: a block is unlocked.
 DQ1 = 1: a block is locked-down; DQ1 = 0: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (#WP = 0) or [101] (#WP = 1), regardless of the states before power-off or reset operation.
- 4. When #WP is driven to V_I in [110] state, the state changes to [011] and the blocks are automatically locked.
- 5. OTP (One Time Program) block has the lock function, which is different from those described above.

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

CU	RRENT	STATE		RESULT AFTER	LOCK COMMAND V	VRITTEN (NEXT STATE)
State	#WP	DQ1	DQ0	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]
[011]	0	1	1	No Change	No Change	No Change
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾
[101]	1	0	1	No Change	[100]	[111]
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾
[111]	1	1	1	No Change	[110]	No Change

Publication Release Date: March 27, 2003 Revision A3



Notes:

- "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ0 = 0), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that #WP is not changed and fixed V_IL or V_IH.

Table 9. Block Locking State Transitions upon #WP Transition⁽⁴⁾

PREVIOUS STATE	С	URRENT S	TATE		RESULT AFTER #WP TRANSITION (NEXT STATE)		
	State	#WP	DQ1	DQ0	#WP = 0→1 ⁽¹⁾	#WP = 1→0 ⁽¹⁾	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾					[110]	-	
Other than [110] ⁽²⁾	[011]	0	1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

- 1. "#WP = 0→1" means that #WP is driven to V_IH and "#WP = 1→0" means that #WP is driven to V_IL.
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When #WP is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.



Table 10. Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 – SR.8 = RESERVED FOR FUTURE
ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

- 1 = Ready
- 0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

- 1 = Block Erase Suspended
- 0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

- 1 = Error in Block Erase or Full Chip Erase
- 0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)

- 1 = Error in (Page Buffer) Program or OTP Program
- 0 = Successful (Page Buffer) Program or OTP Program

SR.3 = VPP STATUS (VPPS)

- 1 = VPP LOW Detect, Operation Abort
- $0 = V_{PP} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

- 1 = (Page Buffer) Program Suspended
- 0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

- 1 = Erase or Program Attempted on a Locked Block, Operation Abort
- 0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 – SR.1 are invalid while SR.7 = "0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of VPP level. The WSM interrogates and indicates the VPP level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when VPP ≠ VPPH1, VPPH2 or VPPLK.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.



Table 11. Extended Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

7	6	5	4	3	2	1	0
XSR.15 – 8 =	RESERVED	FOR FUTURE			NOT	ES:	
ENHANCE	MENTS (R)			= "1" indicate XSR.7 is "0",	Page Buffer Proges that the enter the command	ed command is is not accepted	s accepted. If d and a next
1 = Page E	Buffer Progran	STATUS (SMS m available m not available	,		Program comma k if page buffer is		
XSR.6-0 = RE ENHANCE	SERVED FOI	R FUTURE			nd XSR.6 – 0 ar asked out when		



Table 12. Partition Configuration Register Definition

R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

PCR.15 – 11 = RESERVED FOR FUTURE ENHANCEMENTS (R)

PCR.10 - 8 = PARTITION CONFIGURATION (PC2-0)

000 = No partitioning. Dual Work is not allowed.

001 = Plane1-3 are merged into one partition. (default in a bottom parameter device)

- 010 = Plane 0 1 and Plane2 3 are merged into one partition respectively.
- 100 = Plane 0 2 are merged into one partition. (default in a top parameter device)
- 011 = Plane 2 3 are merged into one partition.

 There are three partitions in this configuration.

 Dual work operation is available between any two partitions.
- 110 = Plane 0 1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.
- 101 = Plane 1 2 are merged into one partition.
 There are three partitions in this configuration.
 Dual work operation is available between any two partitions.

111 = There are four partitions in this configuration.
Each plane corresponds to each partition respectively.
Dual work operation is available between any two partitions.

PCR.7 – 0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

After power-up or device reset, PCR10 -8 (PC2 -0) is set to "001" in a bottom parameter device and "100" in a top parameter device.

See Figure 4 for the detail on partition configuration.

 $\mbox{PCR.15}-\mbox{11}$ and $\mbox{PCR.7}-\mbox{0}$ are reserved for future use and should be masked out when checking the partition configuration register.

PC2	PC1	PC0	PARTITIONING FOR DUAL WORK	PC2	PC1	PC0	PARTITIONING FOR DUAL WORK
0	0	0	DLANE2 PLANE3 PLANE6	0	1	1	PARTITION2 PARTITION1 PARTITION0 BLANE BLA
0	0	1	PARTITION1 PARTITION0 BLANE2 BLANE3 B	1	1	0	PLANE PLANE PLANE PROTITION PARTITION PARTITIO
0	1	0	PARTITION1 PARTITION0 BLANE2 BLANE3 BLANE3	1	0	1	PARTITION2 PARTITION0 Partition2 Partition0 Partitio
1	0	0	PARTITION PARTIT	1	1	1	PARTITIONS PARTITIONS PARTITION PART

Figure 4. Partition Configuration



4. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

erating Temperature ouring Read, Erase and Program40°C to +85°C ⁽¹⁾	
orage Temperature Ouring under Bias -40°C to +85°C Ouring non Bias -65°C to +125°C	During under
Itage On Any Pin except V_{DD} and V_{PP})0.5V to V_{DD} +0.5V $^{(2)}$	
$_{ m D}$ and V $_{ m DDQ}$ Supply Voltage0.2V to +3.9V $^{(2)}$	V_{DD} and V_{DDQ} (
Supply Voltage0.2V to +12.6V ^(2,3,4)	V _{PP} Supply Vol
tput Short Circuit Current	Output Short C

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Notes:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to V_{SS} . Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{DD} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20 nS. Maximum DC voltage on input/output pins is V_{DD} +0.5V, which, during transitions, may overshoot to V_{DD} +2.0V for periods <20 nS.
- 3. Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20 nS.
- 4. V_{PP} erase/program voltage is normally 2.7V to 3.6V. Applying 11.7V to 12.3V to V_{PP} during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V_{PP} may be connected to 11.7V to 12.3V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

Operating Conditions

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTE
Operating Temperature	TA	-40	+25	+85	°C	
VDD Supply Voltage	Vdd	2.7	3.0	3.6	V	1
I/O Supply Voltage	VDDQ	2.7	3.0	3.6	V	1
VPP Voltage when Used as a Logic Control	VPPH1	1.65	3.0	3.6	V	1
VPP Supply Voltage	VPPH2	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: VPP = VPPH1		100,000			Cycles	
Parameter Block Erase Cycling: VPP = VPPH1		100,000			Cycles	
Main Block Erase Cycling: VPP = VPPH2, 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: VPP = VPPH2, 80 hrs.				1,000	Cycles	
Maximum Vpp hours at VppH2				80	Hours	

- 1. See DC Characteristics tables for voltage range-specific specification.
- 2. Applying VPP = 11.7V to 12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to VPP = 11.7V to 12.3V is not allowed and can cause damage to the device.



Capacitance⁽¹⁾

T_A = +25° C, f = 1 MHz

PARAMETER	SYM.	TYP.	MAX.	UNIT	CONDITION
Input Capacitance	Cin	6	8	pF	VIN = 0.0V
Output Capacitance	Соит	10	12	pF	Vout = 0.0V

Note: Sampled, not 100% tested.

AC Input/Output Test Conditions




Figure 5. Transient Input/Output Reference Waveform for VDD = 2.7V to 3.6V




Figure 6. Transient Equivalent Testing Load Circuit

Table 13. Configuration Capacitance Loading Value

TEST CONFIGURATION	CL(PF)
V _{DD} = 2.7V to 3.6V	50



DC Characteristics

PARAMETER			TEST CONDITIONS	V _{DD} :	= 2.7V to	3.6V	LINIT
PARAMETER		SYM.	TEST CONDITIONS	Min.	Тур.	Max.	UNIT
Input Load Current (note 1)		$V_{DD} = V_{DD} Max.,$		-1.0		+1.0	μА
Output Leakage Current (note1)		I _{LO}	$V_{DDQ} = V_{DDQ} Max.,$ $V_{IN}/V_{OUT} = V_{DDQ} or V_{SS}$	-1.0		+1.0	μА
V _{DD} Standby Current (note 1)		I _{ccs}	V_{DD} = V_{DD} Max. #CE = #RESET = V_{DDQ} ±0.2V, #WP = V_{DDQ} or V_{SS}		4	20	μА
V _{DD} Automatic Power Saving (note 1, 4)	Current	I _{CCAS}	V_{DD} = V_{DD} Max. #CE = V_{SS} ±0.2V, #WP = V_{DDQ} or V_{SS}		4	20	μА
V _{DD} Reset Power-Down Curre (note 1)	ent	I _{CCD}	#RESET = V _{SS} ±0.2V		4	20	μА
Average V _{DD} Read Current Normal Mode (note1, 7)			$V_{DD} = V_{DD} Max.,$ #CE = V_{IL} , #OE = V_{IH} ,		15	25	mA
Average V _{DD} Read Current Page Mode (note1, 7)	8 Word Read	I _{CCR}	f = 5 MHz		5	10	mA
V _{DD} (Page Buffer) Program C	urrent		V _{PP} = V _{PPH1}		20	60	mA
(note 1, 5, 7)		I _{CCW}	$V_{PP} = V_{PPH2}$		10	20	mA
V _{DD} Block Erase, Full Chip Er	ase	1	$V_{PP} = V_{PPH1}$		10	30	mA
Current (note 1, 5, 7)		I _{CCE}	$V_{PP} = V_{PPH2}$		10	30	mA
V _{DD} (Page Buffer) Program of Erase Suspend Current (note		I _{CCES}	#CE = V _{IH}		10	200	μА
V _{PP} Standby or Read Current (note 1, 6, 7)		I _{PPS} I _{PPR}	$V_{PP} \leq V_{DD}$		2	5	μА
V _{PP} (Page Buffer) Program C	urrent		$V_{PP} = V_{PPH1}$		2	5	μА
(note 1, 5, 6, 7)		I _{PPW}	$V_{PP} = V_{PPH2}$		10	30	mA
V _{PP} Block Erase, Full Chip Er	ase	1_	$V_{PP} = V_{PPH1}$		2	5	μА
Current (note 1, 5, 6, 7)		I _{PPE}	$V_{PP} = V_{PPH2}$		5	15	mA
V _{PP} (Page Buffer) Program Suspend			$V_{PP} = V_{PPH1}$		2	5	μА
Current (note 1, 6, 7)		I _{PPWS}	$V_{PP} = V_{PPH2}$		10	200	μА
V _{PP} Block Erase Suspend Cu	rrent (note		$V_{PP} = V_{PPH1}$		2	5	μА
1, 6, 7)		I _{PPES}	$V_{PP} = V_{PPH2}$		10	200	μА



DC Characteristics, continued

PARAMETER	SYM.	TEST	$V_{DD} = 2.7V - 3.6V$			UNIT
PARAMETER	STIVI.	CONDITIONS	Min.	Тур.	Max.	UNIT
Input Low Voltage (note 5)	V_{IL}		-0.4		0.4	V
Input High Voltage (note 5)	V _{IH}		2.4		V _{DDQ} +0.4	V
Output Low Voltage (note 5)	V _{OL}	$V_{DD} = V_{DD} \text{ Min., } V_{DDQ} = V_{DDQ} \text{ Min., IOL} = 100 \mu\text{A}$			0.2	V
Output High Voltage (note 5)	V _{OH}	$V_{DD} = V_{DD}$ Min., $V_{DDQ} = V_{DDQ}$ Min., IOH = -100 μ A	V _{DDQ} -0.2			٧
V _{PP} Lockout during Normal Operations (note 3, 5, 6)	V_{PPLK}				0.4	V
V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations (note 6)	V _{PPH1}		1.65	3.0	3.6	٧
V _{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations (note 6)	V _{PPH2}		11.7	12	12.3	V
V _{DD} Lockout Voltage	V_{LKO}		1.5			V

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{DD} = 3.0V and TA = +25° C unless V_{DD} is specified.
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- 3. Block erases, full chip erase, (page buffer) program and OTP program are inhibited when $V_{PP} \le V_{PPLK}$, and not guaranteed in the range between V_{PPLK} (max.) and V_{PPH1} (min.), between V_{PPH1} (max.) and V_{PPH2} (min.) and above V_{PPH2} (max.).
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (tavov) provide new data when address are changed.
- 5. Sampled, not 100% tested.
- 6. V_{PP} is not used for power supply pin. With V_{PP} ≤ V_{PPLK}, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.
 - Applying 12V ± 0.3 V to V V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{DD} power bus.
 - Applying 12V ± 0.3 V to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to 12V ± 0.3 V for a total of 80 hours maximum.
- 7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.



AC Characteristics - Read-only Operations(1)

 V_{DD} = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER	SYM.	MIN.	MAX.	UNIT
Read Cycle Time	t _{AVAV}	80		nS
Address to Output Delay	t _{AVQV}		80	nS
#CE to Output Delay (note 3)	t _{ELQV}		80	nS
Page Address Access Time	t _{APA}		35	nS
#OE to Output Delay (note 3)	t _{GLQV}		20	nS
#RESET High to Output Delay	t _{PHQV}		150	nS
#CE or #OE to Output in High Z, whichever Occurs First (note 2)	$t_{\text{EHQZ},}t_{\text{GHQZ},}$		20	nS
#CE to Output in Low Z (note 2)	t _{ELQX}	0		nS
#OE to Output in Low Z (note 2)	t _{GLQX}	0		nS
Output Hold from first Occurring Address, #CE or #OE Change (note 2)	t _{он}	0		nS
Address Setup to #CE, #OE, Going Low for Reading Status Register (note 4,6)	t _{AVEL} , t _{AVGL}	10		nS
Address Hold from #CE, #OE, Going Low for Reading Status Register (note 5,6)	t _{ELAX,} t _{GLAX}	30		nS
#CE, #OE Pulse Width High for Reading Status Register (note 6)	t _{EHEL} , t _{GHGL}	30		nS

- 1. See AC Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.
- 2. Sampled, not 100% tested.
- 3. #OE may be delayed up to t_{ELQV} to t_{GLQV} after the falling edge of #CE without impact to t_{ELQV} .
- $4. \ \text{Address setup time (} \\ \text{t_{AVEL} to t_{AVGL}) is defined from the falling edge of $\#\text{CE}$ or $\#\text{OE}$ (whichever goes low last). }$
- 5. Address hold time (t_{ELAX} to t_{GLAX}) is defined from the falling edge of #CE or #OE (whichever goes low last).
- $6. \ Specifications \ t_{AVEL}, \ t_{AVGL}, \ t_{ELAX}, \ t_{GLAX}, \ and \ t_{EHEL}, \ t_{GHGL} \ for \ read \ operations \ apply \ to \ only \ status \ register \ read \ operations.$






Figure 7. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier codes, OTP Block or Query Code






Figure 8. AC Waveform for Asynchronous Page Mode Read Operations from Main Blocks or Parameter Blocks



AC Characteristics - Write Operations(1, 2)

 V_{DD} = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Write Cycle Time	t _{AVAV}	80		nS
#RESET High Recovery to #WE(#CE) Going Low (note 3)	t _{PHWL} (t _{PHEL})	150		nS
#CE(#WE) Setup to #WE(#CE) Going Low	t _{ELWL} (t _{WLEL})	0		nS
#WE(#CE) Pulse Width (note 4)	t _{WLWH} (t _{ELEH})	50		nS
Data Setup to #WE(#CE) Going High (note 8)	t _{DVWH} (t _{DVEH})	40		nS
Address Setup to #WE(#CE) Going High (note 8)	t _{AVWH} (t _{AVEH})	50		nS
#CE(#WE) Hold from #WE(#CE) High	t _{WHEH} (t _{EHWH})	0		nS
Data Hold from #WE(#CE) High	$t_{WHDX}(t_{EHDX})$	0		nS
Address Hold from #WE(#CE) High	$t_{WHAX}(t_{EHAX})$	0		nS
#WE(#CE) Pulse Width High (note 5)	t _{WHWL} (t _{EHEL})	30		nS
#WP High Setup to #WE(#CE) Going High (note 3)	t _{SHWH} (t _{SHEH})	0		nS
V _{PP} Setup to #WE(#CE) Going High (note 3)	$t_{VVWH}(t_{VVEH})$	200		nS
Write Recovery before Read	t _{WHGL} (t _{EHGL})	30		nS
#WP High Hold from Valid SRD (note 3,6)	t _{QVSL}	0		nS
V _{PP} Hold from Valid SRD (note 3,6)	t _{QVVL}	0		nS
#WE(#CE) High to SR.7 Going "0" (note 3,7)	t _{WHR0} (t _{EHR0})		t _{AVQV} +50	nS

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either #CE or #WE.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (twp) is defined from the falling edge of #CE or #WE (whichever goes low last) to the rising edge of #CE or #WE (whichever goes high first). Hence, twp = twlwh = teleh = twleh = telwh.
- 5. Write pulse width high (twph) is defined from the rising edge of #CE or #WE (whichever goes high first) to the falling edge of #CE or #WE (whichever goes low last). Hence, twph = twhwL = teheL = twheL = teheL.
- 6. VPP should be held at VPP = VPPH1/2 until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5 = 0) and held at VPP = VPPH1 until determination of full chip erase success (SR.1/3/5 = 0).
- 7. twhro (tehro) after the Read Query or Read Identifier Codes/OTP command = tavqv+100 nS.
- 8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.






Figure 9. AC Waveform for Write Operations

- 1. VDD power-up and standby.
- 2. Write each first cycle command.
- 3. Write each second cycle command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. For read operation, #OE and #CE must be driven active, and #WE de-asserted.



Reset Operations




Figure 10. AC Waveform for Reset Operation

Reset AC Specifications

 V_{DD} = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER	SYM.	MIN.	MAX.	UNIT
#RESET Low to Reset during Read	+	100		nS
(#RESET should be low during power-up.) (note 1, 2, 3)				110
#RESET Low to Reset during Erase or Program (note 1, 3, 4)	t _{PLRH}		22	μS
V _{DD} 2.7V to #RESET High (note 1, 3, 5)	t _{2VPH}	100		nS
V _{DD} 2.7V to Output Delay (note 3)	t _{VHQV}		1	mS



Notes:

- 1. A reset time, tphqv, is required from the later of SR.7 going "1" or #RESET going high until outputs are valid. Refer to AC Characteristics Read-Only Operations for tphqv.
- 2. tplph is <100 nS the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If #RESET asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100 nS.
- 5. When the device power-up, holding #RESET low minimum 100ns is required after VDD has been in predefined range and also has been in stable there.

Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾

 V_{DD} = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER SYM.		PAGE BUFFER COMMAND IS	V _{PP} = V _{PPH1} (IN SYSTEM)			V _{PP} = V _{PPH2} (IN MANUFACTURING)			UNIT
		USED OR NOT USED	MIN.	TYP. ⁽¹⁾	MAX. ⁽²⁾	MIN.	TYP. ⁽¹⁾	MAX. ⁽²⁾	
4K-Word Parameter Block	t	Not Used		0.05	0.3		0.04	0.12	S
Program Time (note 2)	t _{WPB}	Used		0.03	0.12		0.02	0.06	S
32K-Word Main Block	t	Not Used		0.38	2.4		0.31	1.0	S
Program Time (note 2)	t _{WMB}	Used		0.24	1.0		0.17	0.5	S
Mard Drogram Time (note 2)	t _{WHQV1/}	Not Used		11	200		9	185	μS
Word Program Time (note 2)	t _{EHQV1}	Used		7	100		5	90	μS
OTP Program Time (note 2)	t _{WHOV1/} t _{EHOV1}	Not Used		36	400		27	185	μS
4K-Word Parameter Block Erase Time (note 2)	$t_{\text{WHQV2/}} \\ t_{\text{EHQV2}}$	-		0.3	4		0.2	4	S
32K-Word Main Block Erase Time (note 2)	t _{WHQV3/} t _{EHQV3}	-		0.6	5		0.5	5	S
Full Chip Erase Time (note 2)				80	700				S
(Page Buffer) Program Suspend Latency Time to Read (note 4)	t _{WHRH1/}	-		5	10		5	10	μS
Block Erase Suspend Latency Time to Read (note 4)	t _{WHRH2/}	-		5	20		5	20	μS
Latency Time from Block Erase Resume Command to Block Erase Suspend Command (note 5)	T _{ERES}	-	500			500			μS

- 1. Typical values measured at V_{DD} = 3.0V, V_{PP} = 3.0V or 12V, and T_A = +25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.



- 4. A latency time is required from writing suspend command (#WE or #CE going high) until SR.7 going "1".
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than tERES and its sequence is repeated, the block erase operation may not be finished.

5. ADDITIONAL INFORMATION

Recommended Operating Conditions

At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-up

For the AC specifications t_{VR} , t_{F} , in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



Rise and Fall Time

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
V _{DD} Rise Time (note 1)	t _{VR}	0.5	30000	μS/ V
Input Signal Rise Time (note1, 2)	t _R		1	μS/ V
Input Signal Fall Time (note1, 2)	t _F		1	μS/ V

Notes:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).



6. ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	OPERATING TEMPERATURE BOOT BLOCK (°C)		PACKAGE
W28F641BT80L	80	-40° C to 85° C	Bottom Boot	48-Pin TSOP
W28F641BB80L	80	-40° C to 85° C	Bottom Boot	48-Ball TFBGA
W28F641TT80L	80	-40° C to 85° C	Top Boot	48-Pin TSOP
W28F641TB80L	80	-40° C to 85° C	Top Boot	48-Ball TFBGA

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




7. PACKAGE DIMENSIONS

48-pin Standard Thin Small Outline Package (measured in millimeters)



48-ball TFBGA (8 mm x 11 mm) (measurements in millimeters)





8. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Jan. 7, 2003	-	Initial Issued
A2	Feb. 17, 2003	29	Modify TFBGA Package Dimension drawing
A3	March 27, 2003	All	Typo Correction



Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office

9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 **Winbond Electronics Corporation America**

2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan

- 31 -

7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai, 200336 China

TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City,

No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

Publication Release Date: March 27, 2003 Revision A3