

**SSI 32F8030**
**Programmable  
Electronic Filter**
**Advance Information**

T-64-05 November 1991

**DESCRIPTION**


The SSI 32F8030 Programmable Electronic Filter provides an electronically controlled low-pass filter with a separate differentiated low-pass output. A seven-pole, 0.05° Equiripple-type linear phase, low-pass filter is provided along with a single-pole, single-zero differentiator. Both outputs have matched delays. The delay matching is unaffected by any amount of programmed high frequency peaking (boost) or bandwidth. This programmability, combined with low group delay variation makes the SSI 32F8030 ideal for use in many applications. Double differentiation high frequency boost is accomplished by a two-pole, low-pass with a two-pole, high-pass feed forward section to provide complementary real axis zeros. A variable attenuator is used to program the zero locations, which controls the amount of boost.

The SSI 32F8030 programmable boost and bandwidth characteristics can be controlled by external DACs or DACs provided in the SSI 32D4661 Time Base Generator. Fixed characteristics are easily accomplished with three external resistors, in addition boost can be switched in or out by a logic signal.

The SSI 32F8030 requires only a +5V supply and is available in 16-pin DIP, SON, and SOL packages.

**FEATURES**

- Ideal for:
  - constant density recording applications
  - magnetic tape recording
- Programmable filter cutoff frequency ( $f_c = 250 \text{ kHz}$  to  $2.5 \text{ MHz}$ )
- Programmable high frequency peaking (0 to 9 dB boost at the filter cutoff frequency)
- Matched normal and differentiated low-pass outputs
- Differential filter input and outputs
- $\pm 3.0\%$  group delay variation from  $0.2 f_c$  to  $f_c = 2.5 \text{ MHz}$
- Total harmonic distortion less than 1%
- +5V only operation
- 16-pin DIP, SON, and SOL packages
- 5 mW idle mode

**3****BLOCK DIAGRAM****PIN DIAGRAM**

GND1	1	16	VO_DIFF
VO_NORM	2	15	VO_DIFF
VO_NORM	3	14	PWRON
VCC1	4	13	VR
VIN	5	12	VCC2
VIN	6	11	IFP
VBP	7	10	VFP
FBST	8	9	GND2

CAUTION: Use handling procedures necessary for a static sensitive component.

**SSI 32F8030****Programmable  
Electronic Filter**

T-64-05

**FUNCTIONAL DESCRIPTION**

The SSI 32F8030, a high performance programmable electronic filter, provides a low pass  $0.05^\circ$  Equiripple-type linear phase seven pole filter with matched normal and differentiated outputs. The device has been optimized for usage with several Silicon Systems products, including the SSI 32D4661 Time Base Generator, the SSI 32P54x family of Pulse Detectors, and the SSI 32P4622 and 32P4720 Combo chips (Data Separator and Pulse Detector).

**CUTOFF FREQUENCY PROGRAMMING**

The SSI 32F8030 programmable electronic filter can be set to a filter cutoff frequency from 250 kHz to 2.5 MHz (with no boost).

Cutoff frequency programming can be established using either a current source fed into the IFP pin, whose output current is proportional to the SSI 32F8030 output reference voltage VR, or by means of an external resistor tied from the output voltage reference pin VR to pin VFP. The former method is optimized using the SSI 32D4661 Time Base Generator, since the current source into pin IFP is available at the DAC F output of the 32D4661. Furthermore, the voltage reference input is supplied to pin VR3 of the 32D4661 by the reference voltage VR from the VR pin of the 32F8030. This reference voltage is an internally generated bandgap reference, which typically varies less than 1 % over voltage supply and temperature variation. (For the calculations below  $IVFP$  = current into IFP or VFP pins).

The cutoff frequency, determined by the -3dB point relative to a very low frequency value ( $< 10\text{kHz}$ ), is related to the current  $IVFP$  injected into pin IFP by the formula

$F_c$  (ideal, in MHz) =  $3.125 \cdot IFP = 3.125 \cdot IVFP \cdot 2.2 / VR$ , where  $IFP$  and  $IVFP$  are in mA,  $0.08 < IFP < 0.8$  mA, and  $VR$  is in volts.

If a current source is used to inject current into pin IFP, pin VFP should be left open.

If the 32F8030 cutoff frequency is set using voltage VR to bias up a resistor tied to pin VFP, the cutoff frequency is related to the resistor value by the formula

$F_c$  (ideal, in MHz) =  $3.125 \cdot IFP = 3.125 \cdot 2.2 / (3 \cdot R_x)$  where  $R_x$  is in ohms, &  $0.917 \text{ k}\Omega < R_x < 9.17 \text{ k}\Omega$ .

If pin VFP is used to program cutoff frequency, pin IFP should be left open.

**SLIMMER HIGH FREQUENCY BOOST PROGRAMMING**

The amplitude of the input signal at frequencies near the cutoff frequency can be increased using this feature. Applying an external voltage to pin VBP which is proportional to reference output voltage VR (provided by the VR pin) will set the amount of boost. A fixed amount of boost can be set by an external resistor divider network connected from pin VBP to pins VR and GND. No boost is applied if pin FBST, frequency boost enable, is at a low logic level.

The amount of boost FB at the cutoff frequency  $F_c$  is related to the voltage VBP by the formula

$FB$  (ideal, in dB) =  $20 \log_{10}[1.884(VBP/VR)+1]$ , where  $0 < VBP < VR$ .

# SSI 32F8030

## Programmable Electronic Filter

T-64-05

## PIN DESCRIPTION

NAME	DESCRIPTION
VIN, VIN	DIFFERENTIAL SIGNAL INPUTS. The input signals must be AC coupled to these pins.
VO_NORM, VO_NORM	DIFFERENTIAL NORMAL OUTPUTS. The output signals must be AC coupled.
VO_DIFF, VO_DIFF	DIFFERENTIAL DIFFERENTIATED OUTPUTS. For minimum time skew, these outputs should be AC coupled to the pulse detector.
IFP	FREQUENCY PROGRAM INPUT. The filter cutoff frequency FC, is set by an external current IFP, injected into this pin. IFP must be proportional to voltage VR. This current can be set with an external current generator such as a DAC. VFP should be left open when using this pin.
VFP	FREQUENCY PROGRAM INPUT. The filter cutoff frequency can be set by programming a current through a resistor from VR to this pin. IFP should be left open when using this pin.
VBP	FREQUENCY BOOST PROGRAM INPUT. The high frequency boost is set by an external voltage applied to this pin. VBP must be proportional to voltage VR. A fixed amount of boost can be set by an external resistor divider network connected from VBP to VR and GND. No boost is applied if the FBST pin is grounded, or at logic low.
FBST	FREQUENCY BOOST. A high logic level or open input enables the frequency boost circuitry.
PWRON	POWER ON. A high logic level enables the chip. A low level puts the chip in a low power state.
VR	REFERENCE VOLTAGE. Internally generated reference voltage.
VCC1, VCC2	+5 VOLT SUPPLY.
GND1, GND2	GROUND

3

## ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS

Operation above maximum ratings may damage the device.

PARAMETER	RATINGS	UNIT
Storage Temperature	-65 to +150	°C
Junction Operating Temperature, Tj	+130	°C
Supply Voltage, VCC1, VCC2	-0.5 to 7	V
Voltage Applied to Inputs	-0.5 to VCC + 0.5	V
IFP, VFP Inputs Maximum Current	≤1.2	mA

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	RATINGS	UNIT
Supply voltage, VCC1, VCC2	4.5 < VCC1,2 < 5.50	V
Ambient Temperature	0 < Ta < 70	°C

**SSI 32F8030****Programmable  
Electronic Filter**

T-64-05

**ELECTRICAL CHARACTERISTICS**

Power Supply Characteristics (Unless otherwise specified, recommended operating conditions apply.)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
ICC Power Supply Current	PWRON $\leq$ 0.8V			1	mA
ICC Power Supply Current	PWRON $\geq$ 2.0V		35	42	mA

**DC Characteristics**

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
VIH High Level Input Voltage	TTL Input	2.0		VCC+0.3	V
VIL Low Level Input Voltage		-0.3		0.8	V
IIH High Level Input Current	VIH = 2.7V			20	$\mu$ A
IIL Low Level Input Current	VIL = 0.4V			-1.5	mA

Filter Characteristics (Fc = 1.25 MHz unless otherwise stated)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
FCA Filter $f_c$ Accuracy	using IFP pin: IFP = 0.4 mA or using VFP pin: Rx = 1.84 k $\Omega$	1.125		1.375	MHz
AO VO_NORM Diff Gain	F = 0.67 $f_c$ , FB = 0 dB	0.8		1.20	V/V
AD VO_DIFF Diff Gain	F = 0.67 $f_c$ , FB = 0 dB	0.8AO		1.0AO	V/V
FBA Frequency Boost Accuracy	VBP = VR	8.0	9.2	10.4	dB
TGD0 Group Delay Variation Without Boost*	$f_c$ = 0.25 MHz, VBP = 0V F = 0.2 $f_c$ to $f_c$	-40 -2		+40 +2	ns %
TGDB Group Delay Variation With Boost*	$f_c$ = 0.25 MHz, VBP = VR F = 0.2 $f_c$ to $f_c$	-40 -2		+40 +2	ns %
TGD0 Group Delay Variation Without Boost*	$f_c$ = 0.25 MHz, VBP = 0V F = 0.2 $f_c$ to 1.75 $f_c$	-40 -2		+40 +2	ns %
TGDB Group Delay Variation With Boost*	$f_c$ = 0.25 MHz, VBP = VR F = 0.2 $f_c$ to 1.75 $f_c$	-40 -2		+40 +2	ns %
TGD0 Group Delay Variation Without Boost*	$f_c$ = 2.5 MHz, VBP = 0V F = 0.2 $f_c$ to $f_c$	-6 -3		+6 +3	ns %
TGDB Group Delay Variation With Boost*	$f_c$ = 2.5 MHz, VBP = VR F = 0.2 $f_c$ to $f_c$	-6 -3		+6 +3	ns %
TGD0 Group Delay Variation Without Boost*	$f_c$ = 2.5 MHz, VBP = 0V F = 0.2 $f_c$ to 1.75 $f_c$	-6 -3		+6 +3	ns %
TGDB Group Delay Variation With Boost*	$f_c$ = 2.5 MHz, VBP = VR F = 0.2 $f_c$ to 1.75 $f_c$	-6 -3		+6 +3	ns %
VIF Filter Input Dynamic Range	THD = 1% max, F = 0.67 $f_c$ (no boost)	1.0			Vpp
VOF Filter Normal Output Dynamic Range	THD = 1% max, F = 0.67 $f_c$ VBP = 0	1.0			Vpp

# Programmable Electronic Filter

T-64-05

## ELECTRICAL CHARACTERISTICS (continued)

## Filter Characteristics (continued)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
VOF Filter Normal Output Dynamic Range	THD = 1% max, F = 0.67 fc VBP = VR	1.0			Vpp
VOF Filter Differentiated Output Dynamic Range	THD = 1% max, F = 0.67 fc VBP = 0	1.0			Vpp
VOF Filter Differentiated Output Dynamic Range	THD = 1% max, F = 0.67 fc VBP = VR	1.0			Vpp
RIN Filter Diff Input Resistance		3.0	4.0		kΩ
CIN Filter Diff Input Capacitance*			3.0		pF
EOUT Output Noise Voltage* Differentiated Output	BW = 100 MHz, Rs = 50Ω, Ifp = 0.8 mA, VBP = 0.0V		3.0	3.2	mVRms
EOUT Output Noise Voltage* Normal Output	BW = 100 MHz, Rs = 50Ω Ifp = 0.8 mA, VBP = 0.0V		1.8	2.0	mVRms
EOUT Output Noise Voltage* Differentiated Output	BW = 100 MHz, Rs = 50Ω Ifp = 0.8 mA, VBP = VR		3.5	3.8	mVRms
EOUT Output Noise Voltage* Normal Output	BW = 100 MHz, Rs = 50Ω Ifp = 0.8 mA, VBP = VR		2.0	2.2	mVRms
EOUT Output Noise Voltage* Differentiated Output	BW = 10 MHz, Rs = 50Ω, Ifp = 0.08 mA, VBP = 0.0V		1.7	1.8	mVRms
EOUT Output Noise Voltage* Normal Output	BW = 10 MHz, Rs = 50Ω Ifp = 0.08 mA, VBP = 0.0V		1.0	1.2	mVRms
EOUT Output Noise Voltage* Differentiated Output	BW = 10 MHz, Rs = 50Ω Ifp = 0.08 mA, VBP = VR		1.9	2.2	mVRms
EOUT Output Noise Voltage* Normal Output	BW = 10 MHz, Rs = 50Ω Ifp = 0.08 mA, VBP = VR		1.1	1.2	mVRms
IO- Filter Output Sink Current		1.0			mA
IO+ Filter Output Source Current		2.0			mA
RO Filter Output Resistance**				60	Ω

\* Not directly testable in production, design characteristic.

\*\* Single ended

## Filter Control Characteristics

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
VR Reference Voltage Output		2.0		2.40	V
I <sub>VR</sub> Reference Output Source Current				2.0	mA

**SSI 32F8030****Programmable  
Electronic Filter**

T-64-05




FIGURE 1: Typical Normal/Differentiated Output Group Delay Response




FIGURE 1: 32F8030 Applications Setup, 16-Pin SO or DIP

$$VR = 2.2V$$

$$VFP = .667 VR$$

$$IV_{ip} = .33VR/R_x$$

$$IV_{ip} \text{ range: } 0.08 \text{ mA to } 0.8 \text{ mA} \\ (0.25 \text{ MHz to } 2.5 \text{ MHz})$$

VFP is used when programming current is set with a resistor from VR. When VFP is used IFP must be left open.

# SSI 32F8030

## Programmable Electronic Filter

T-64-05




FIGURE 2: Applications Setup, Constant Density Recording  
32F8030, 32P54X, 32D4661

IOF = DACF output current

$$\text{IOF} = (0.98F \cdot \text{VR}) / 127R_x$$

$$R_x = (0.98F \cdot \text{VR}) / 127\text{IOF}$$

$R_x$  = current reference setting resistor

VR = Voltage Reference = 2.2V

F = DAC setting: 0-127

Full scale, F = 127

For range of Max  $f_c$  = 2.5 MHz then IFP = 0.8 mA


Therefore, for Max programming current range to 0.8 mA:

$$R_x = (0.98)(2.2/0.8) = 2.7 \text{ k}\Omega$$

Please note that in setups such as this where IFP is used for cutoff frequency programming VFP must be left open.

**SSI 32F8030****Programmable  
Electronic Filter**

T-64-05

**FIGURE 3: 32F8030 Normalized Block Diagram****TABLE 1: 32F8030 Frequency Boost Calculations**

Assuming 9.2 dB boost for $VBP = VR$  $\frac{VBP}{VR} = \frac{(10^{(FB/20)}) - 1}{1.884}$	Boost	VBP/VR	Boost	VBP/VR
	1 dB	0.065	6 dB	0.528
	2 dB	0.137	7 dB	0.658
	3 dB	0.219	8 dB	0.802
	4 dB	0.310	9 dB	0.965
	5 dB	0.413		
or,  boost in dB $\approx 20 \log \left[ 1.884 \left( \frac{VBP}{VR} \right) + 1 \right]$	VBP/VR	Boost	VBP/VR	Boost
	0.1	1.499 dB	0.6	6.569 dB
	0.2	2.777 dB	0.7	7.305 dB
	0.3	3.891 dB	0.8	7.984 dB
	0.4	4.879 dB	0.9	8.613 dB
	0.5	5.765 dB	1.0	9.200 dB


**TABLE 2: Calculations**

Typical change in $f$ -3 dB point with boost	Boost at $f_c$	$f$ -3 dB/ $f_c$	Boost at $f_c$	$f$ -3 dB/ $f_c$
	0 dB	1.0	5 dB	2.13
	1	1.2	6	2.28
	2	1.47	7	2.41
	3	1.74	8	2.53
	4	1.95	9	2.65
Notes: 1. $f_c$ is the original programmed cutoff frequency with no boost 2. $f$ -3 dB is the new -3 dB value with boost implemented  i.e., $f_c = 2.5 \text{ MHz}$ when boost = 0 dB if boost is programmed to 5 dB then $f$ -3 dB = 5.32 MHz				



**SSI 32F8030**  
**Programmable**  
**Electronic Filter**

T-64-05

**PIN DIAGRAM (Top View)**

16-pin DIP, SON, SOL

**Thermal Characteristics:  $\theta_{JA}$** 

16-lead SON (150 mil)	105° C/W
16-lead SOL (300 mil)	100° C/W
16-lead PDIP	170° C/W

3

**Advance Information:** Indicates a product still in the design cycle, and any specifications are based on design goals only. Do not use for final design.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680 (714) 731-7110, FAX (714) 573-6914