


FEATURES

- 3.3V and 5V power supply options
- 50ps output-to-output skew
- Synchronous enable/disable
- Master Reset for synchronization
- Internal 75KΩ input pull-down resistors
- Available in 20-pin SOIC package

PIN CONFIGURATION/BLOCK DIAGRAM



DESCRIPTION

The SY10/100EL38/L are low skew ± 2 , $\pm 4/6$ clock generation chips designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC-coupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01 μ F capacitor. The VBB output is designed to act as the switching reference for the input of the EL38/L under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.

The common enable (\overline{EN}) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

The Phase_Out output will go HIGH for one clock cycle whenever the ± 2 and the $\pm 4/6$ outputs are both transitioning from a LOW to a HIGH. This output allows for clock synchronization within the system.

Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple EL38/Ls in a system.

PIN NAMES

Pin	Function
CLK	Differential Clock Inputs
\overline{EN}	Synchronous Enable
MR	Master Reset
VBB	Reference Output
Q0, Q1	Differential ± 2 Outputs
Q2, Q3	Differential $\pm 4/6$ Outputs
DIVSEL	Frequency Select Input

TRUTH TABLE

CLK	\overline{EN}	MR	Function
Z	L	L	Divide
ZZ	H	L	Hold Q0-3
X	X	H	Reset Q0-3

NOTE:

Z = LOW-to-HIGH transition

ZZ = HIGH-to-LOW transition

DIVSEL	Q2, Q3 OUTPUTS
0	Divide by 4
1	Divide by 6

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{EE}	Power Supply Current													mA
	10EL	35	50	65	35	—	65	35	—	65	35	—	65	
	100EL	35	50	65	35	—	65	35	—	65	35	—	75	
V _{BB}	Output Reference Voltage													V
	10EL	-1.43	—	-1.30	-1.38	—	-1.27	-1.35	—	-1.25	-1.31	—	-1.19	
	100EL	-1.38	—	-1.26	-1.38	—	-1.26	-1.38	—	-1.26	-1.38	—	-1.26	
I _{IH}	Input High Current	—	—	150	—	—	150	—	—	150	—	—	150	μA

NOTE:

- Parametric values specified at:

5 volt Power Supply Range	100EL38 Series:	-4.2V to -5.5V.
	10EL38 Series	-4.75V to -5.5V.
3 volt Power Supply Range	10/100EL38L Series:	-3.0V to -3.8V.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND


Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
f _{MAX}	Maximum Toggle Frequency	1000	—	—	1000	—	—	1000	—	—	1000	—	—	MHz
t _{PLH} t _{PHL}	Propagation Delay to Output CLK → Output (Diff.) CLK → Output (S.E.) MR → Output	950 900 600	— — —	1150 1200 900	950 900 600	— — —	1150 1200 900	970 920 600	— — —	1170 1220 900	1050 1000 600	— — —	1250 1300 900	ps
t _{skew}	Within-Device Skew ⁽²⁾ Q ₀ — Q ₃ All	— —	— —	50 75	— —	— —	50 75	— —	— —	50 75	— —	— —	50 75	ps
	Part-to-Part Q ₀ — Q ₃ (Diff.) All	— —	— —	200 240	— —	— —	200 240	— —	— —	200 240	— —	— —	200 240	
t _s	Set-up Time $\overline{EN} \rightarrow \overline{CLK}$ DIVSEL → CLK	300 300	150 —	— —	— —	150 —	— —	— —	150 —	— —	— —	150 —	— —	ps
	Hold Time $\overline{CLK} \rightarrow \overline{EN}$ CLK → DIVSEL	400 400	150 200	— —	400 400	150 200	— —	400 400	150 200	— —	400 400	150 200	— —	ps
V _{PP}	Minimum Input Swing ⁽³⁾ CLK	250	—	—	250	—	—	250	—	—	250	—	—	mV
V _{CMR}	Common Mode Range ⁽⁴⁾ CLK	-1.3	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	V
t _{RR}	Reset Recovery Time	—	—	100	—	—	100	—	—	100	—	—	100	ps
t _{PW}	Minimum Pulse Width CLK MR	800 700	— —	— —	800 700	— —	— —	800 700	— —	— —	800 700	— —	— —	ps
	Output Rise/Fall Times (20% — 80%)	280	—	550	280	—	550	280	—	550	280	—	550	ps

NOTES:


- Parametric values specified at:

5 volt Power Supply Range	100EL38 Series:	-4.2V to -5.5V.
	10EL38 Series	-4.75V to -5.5V.
3 volt Power Supply Range	10/100EL38L Series:	-3.0V to -3.8V.
- Skew is measured between outputs under identical transitions.
- Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.
- The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V. The lower end of the CMR range varies 1:1 with V_{EE}. The numbers in the spec table assume a nominal V_{EE} = -3.3V. Note for PECL operation, the V_{CMR} (min) will be fixed at 3.3V - IV_{CMR} (min)I.

LOGIC DIAGRAM




TIMING DIAGRAMS



PRODUCT ORDERING CODE

3.3V				5V			
Ordering Code	Package Type	Operating Range	VEE Range (V)	Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL38LZC	Z20-1	Commercial	-3.0 to -3.8	SY10EL38ZC	Z20-1	Commercial	-4.75 to -5.5
SY10EL38LZCTR	Z20-1	Commercial	-3.0 to -3.8	SY10EL38ZCTR	Z20-1	Commercial	-4.75 to -5.5
SY100EL38LZC	Z20-1	Commercial	-3.0 to -3.8	SY100EL38ZC	Z20-1	Commercial	-4.2 to -5.5
SY100EL38LZCTR	Z20-1	Commercial	-3.0 to -3.8	SY100EL38ZCTR	Z20-1	Commercial	-4.2 to -5.5

20 LEAD SOIC .300" WIDE (Z20-1)



Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
 TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated