

HG62S Series

High-Speed CMOS Gate Array



Description

The HG62S series free-channel gate arrays utilize a 0.8- μ m CMOS process with triple metal interconnect technology. The series consists of 6 master slices ranging from 26,054 to 250,000 raw gates. The internal gate delay is as low as 0.3 ns/gate for ultrahigh-speed operation.

The macrocells are functionally compatible with the HG62E/F series, including RAM availability.

With the HG62S, it is easy to design high-speed, high-performance systems with on-chip autodiagnosis support.

Features

- Ultrahigh-speed operation (F0: fanout; A1: line length):
 - Internal (2-input power NAND, FO = 2, A1 = 2 mm): 0.3 ns typ
 - Input buffer (FO = 2, A1 = 2 mm): 1.2 ns typ
 - Output buffer ($C_L = 50$ pF): 3.5 ns typ
- High density: 26,054–250,000 raw gates
- Autodiagnosis: Automatic test circuit and test pattern generation
- RAM capability
 - Various single and dual-port RAMS
 - Built-in autodiagnosis function

Table 1 Ordering Information

Item	HG62S026	HG62S038	HG62S058	HG62S079	HG62S125	HG62S250
Gate count	26,054	38,169	58,572	79,315	125,132	250,000
Pad count	144	172	208	240	296	400

Table 2 Maximum Available Signal Pins

Package Type	HG62S026	HG62S038	HG62S058	HG62S079	HG62S125	HG62S250
DILP64S	60	60				
QFP-100	96	96	96			
QFP-136	128	128	128	128		
QFP-168		152	152	152		
QFP-208			(under dev)	(under dev)	(under dev)	
QFP-232				(under dev)	(under dev)	
PLCC-68	(under dev)	(under dev)				
PLCC-84	(under dev)	(under dev)				
PGA-135	(under dev)	(under dev)	(under dev)	(under dev)		
PGA-179		(under dev)	163	163		
PGA-240				(under dev)	208	
PGA-256				(under dev)	224	224
PGA-299					(under dev)	(under dev)
PGA-400						256

Note: (under dev): Under development

HG62S Series

- Macro cell library variation
 - Functional compatibility with HG62E/F series (basic gates, flip-flops, etc.)
 - Power-type cell variation
 - Normal or scan type latches and flip-flops
- Wide variety of input and output cells
 - Input, output, and I/O buffers
 - TTL or CMOS levels
 - Reduced noise output buffers
 - Driving capacity: $I_{OL} = 2, 8, 16 \text{ mA}$
- Oscillator, Schmitt-trigger inputs, pull up/down resistors
- Package variety: Multiple high pin count packages
- Design support environment
 - Hierarchical design support
 - Fault simulator for test pattern evaluation
 - Automatic test pattern generation
 - Local design support center
 - EWS (engineering workstation) support

Logic Design Cautions

Number of Usable Gates

In free-channel gate arrays, basic cell area is utilized for routing. Therefore, the actual gate count depends on the logic circuit. Table 3 shows approximate gate counts.

If RAM is used, Hitachi needs to know the memory density (word/bit organization) and random logic gate counts to quote the best master slice selection.

Autodiagnosis

Automatic generation of high fault coverage (more than 90%) test circuits and test patterns requires the following:

- Two dedicated pins for test functions (figure 1).
- Scan type cells for all latches, flip-flops, and shift registers. Calculations for timing design and gate count estimation should use macro cells with the scan function. The names of macro cells with the scan function start with "T". For example, FD (normal) → (TFD) (scan type).
- Scan-type cells for RAM circuits under certain conditions. Autodiagnosis is also available for circuits with RAM, and the RAM itself can be autodiagnosed. Even when autodiagnosis is not required for RAM but only for the peripheral circuits, use RAM cells with the scan function (table 4, case 2).

Table 3 Approximate Actual Gate Counts

Master	HG62S026	HG62S038	HG62S058	HG62S079	HG62S125	HG62S250
Usable gates (1,000 gates)	9.1–10.4	13.3–15.2	20.5–23.4	27.7–31.7	43.7–50.1	85.5–100




Figure 1 Autodiagnostic Pins

Blocks

Logically connected circuits can be placed in a block during layout. The maximum number of gates in a block should be 4,000. Also, the total number of gates in all blocks should be less than 60% of the total number of gates.

$$t_{PLH} = t_{OLH} + (K_{lh} \times C_L)$$

$$t_{PHL} = t_{OHL} + (K_{hl} \times C_L)$$

$$C_L = \Sigma C_{AL} + 0.05 \times \Sigma LV$$

Where:

C_{AL} : Estimate load capacitance per fanout
 LV : Input load constant

Gate Delay Time

Gate delay time calculations are more accurate using actual routing information. However, a rough estimation is needed to prevent timing design errors in the pre-route design phase. Gate delay times are estimated as follows:

The macro cell library lists the t_{OLH} , t_{OHL} , K and LV constants for each MACRO Cell.

In delay time calculations, the estimate load capacitance per fanout depends on whether the circuits are part of a block layout (table 5).

Table 4 Autodiagnosis and RAM

	Case 1		Case 2		Case 3		Case 4	
	Random Logic	RAM	Random Logic	RAM	Random Logic	RAM	Random Logic	RAM
Autodiagnosis	Yes	Yes	Yes	No	No	Yes	No	No
Cell type	Scan	Scan	Scan	Scan	No scan	Scan	No scan	No scan

Table 5 Load Capacitance











	In Block	Not in Block	
		S026-S058	S079-S250
C_{AL}	0.12	0.35	0.55

Note: Gate delay time distribution: 35%–180%
 $V_{CC} = 5 V \pm 5\%$, $T_a = -20^\circ C$ to $+75^\circ C$









HG62S Series

Macro Cell Library

I/O Buffers

Macro	Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Symbol No.	Input Name	Output Name	Delay			
									t_{olh}	K_{lh}	t_{ohl}	K_{hl}
IT	TTL-level input buffer	 	—	—		D1			0.65	0.27	1.65	0.17
IC	CMOS-level input buffer	 	—	—		D1			0.93	0.27	0.83	0.22
ITS	Schmitt-trigger TTL-level input buffer	 	—	—		D1			2.80	0.17	2.50	0.27
ICS	Schmitt-trigger CMOS-level input buffer	 	—	—		D1			2.47	0.28	2.20	0.30
XIN	OSC in (2-20 MHz)	 	—	—		D1			3.10	0.80	3.20	0.80

I/O Buffers (cont)

Macro	Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
									t_{plh} (ns)	t_{phi} (ns)	t_{olh}	K_{lh}
OSC out (2-20 MHz) XOUT		 	—	—		D1			4.00	1.20	2.50	0.90
OSC in XIN1		 	—	—		D1			3.10	40.0	3.20	40.0
OSC out XOUT1		 	—	—		D1			4.00	1.20	2.50	0.90
TTL-level input buffer with pull-up ITU		 	—	—		D2			0.65	0.27	1.65	0.17

HG62S Series

I/O Buffers (cont)






Macro	Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
									t_{olh}	K_{lh}	t_{ohl}	K_{hl}
	TTL-level input buffer with pull-down		—	—		D2			0.65	0.27	1.65	0.17
	ITD											
	CMOS-level input buffer with pull-up		—	—		D2			0.93	0.27	0.83	0.22
	ICU											
	CMOS-level input buffer with pull-down		—	—		D2			0.93	0.27	0.83	0.22
	ICD											
	Schmitt-trigger TTL-level input buffer with pull-up		—	—		D2			2.80	0.17	2.50	0.27
	ITSU											

I/O Buffers (cont)






Macro		Equiv. Gate		Clamp Level when Open	Sym- bol No.	Delay				
						t_{plh} (ns)		t_{phl} (ns)		
Function and Macro Name	Equiv. Circuit and Symbol	Count	LV		Input Name	Output Name	t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Schmitt-trigger TTL-level input buffer with pull-down ITSD		—	—		D2		2.80	0.17	2.50	0.27
Schmitt-trigger CMOS-level input buffer with pull-up ICSU		—	—		D2		2.47	0.28	2.20	0.30
Schmitt-trigger CMOS-level input buffer with pull-down ICSD		—	—		D2		2.47	0.28	2.20	0.30

HG62S Series

I/O Buffers ($I_{OL} = 2 \text{ mA}$)







Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t_{plh} (ns)		t_{phl} (ns)	
Function and Macro Name	Equiv. Circuit and Symbol							t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Totem-pole output OT1		—	5		D1			1.20	0.14	1.00	0.18
Three-state output OZ1		—	5 6		D1	E D		1.40 1.20	0.14	1.20 1.00	0.18
Open-drain output ODN1		—	5		D1			1.20 (t_{olz})	— (K_{lz})	1.00 (t_{ozl})	0.18 (K_{zl})
TTL-level I/O buffer ITO1	Output circuit: See OZ1 Input circuit: See IT 	—	5 6		D2	E D		1.40 1.20 0.65	0.14	1.20 1.00 1.65	0.18 0.17
CMOS-level I/O buffer ICO1	Output circuit: See OZ1 Input circuit: See IC 	—	5 6		D2	E D		1.40 1.20 0.93	0.14	1.20 1.00 0.83	0.18 0.22

I/O Buffers ($I_{OL} = 2 \text{ mA}$) (cont)



Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{plh} \text{ (ns)}$		$t_{phl} \text{ (ns)}$	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
TTL-level I/O buffer with Schmitt-trigger ITS01	Output circuit: See OZ1 Input circuit: See ITS 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								2.80	0.17	2.50	0.27
CMOS-level I/O buffer with Schmitt-trigger ICSO1	Output circuit: See OZ1 Input circuit: See ICS 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								2.47	0.28	2.20	0.30
Three-state output buffer with pull-up OZ1U		—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
Three-state output buffer with pull-down OZ1D		—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
Open-drain output buffer with pull-up ODN1U			5		D2			1.20 (t_{olz})	— (K_{lz})	1.00 (t_{ozl})	0.18 (K_{zl})

HG62S Series





I/O Buffers ($I_{OL} = 2 \text{ mA}$) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
								t_{plh} (ns)		t_{phi} (ns)	
Function and Macro Name	Equiv. Circuit and Symbol							t_{olh}	K_{lh}	t_{ohl}	K_{hl}
TTL-level I/O buffer with pull-up ITO1U	Output circuit: See OZ1U Input circuit: See IT 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								0.65	0.27	1.65	0.17
TTL-level I/O buffer with pull-down ITO1D	Output circuit: See OZ1D Input circuit: See IT 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								0.65	0.27	1.65	0.17
CMOS-level I/O buffer with pull-up ICO1U	Output circuit: See OZ1U Input circuit: See IC 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								0.93	0.27	0.83	0.22
CMOS-level I/O buffer with pull-down ICO1D	Output circuit: See OZ1D Input circuit: See IC 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								0.93	0.27	0.83	0.22
TTL-level Schmitt-trigger I/O with pull-up ITSO1U	Output circuit: See OZ1U Input circuit: See ITS 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								2.80	0.17	2.50	0.27
TTL-level Schmitt-trigger I/O with pull-down ITSO1D	Output circuit: See OZ1D Input circuit: See ITS 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								2.80	0.17	2.50	0.27

I/O Buffers ($I_{OL} = 2 \text{ mA}$) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
Function and Macro Name	Equiv. Circuit and Symbol							t_{olh}	K_{lh}	t_{ohl}	K_{hl}
CMOS-level Schmitt-trigger I/O with pull-up IC501U	Output circuit: See OZ1U Input circuit: See ICS 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								2.47	0.28	2.20	0.30
CMOS-level Schmitt-trigger I/O with pull-down IC501D	Output circuit: See OZ1D Input circuit: See ICS 	—	5 6		D2	E		1.40	0.14	1.20	0.18
						D		1.20		1.00	
								2.47	0.28	2.20	0.30

I/O Buffers ($I_{OL} = 8 \text{ mA}$)






Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
Function and Macro Name	Equiv. Circuit and Symbol							t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Totem-pole output OT3	 	—	5		D1			2.00	0.04	2.20	0.06
Three-state output OZ3	 	—	5 6		D1	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	

HG62S Series

I/O Buffers ($I_{OL} = 8 \text{ mA}$) (cont)







Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{plh} \text{ (ns)}$		$t_{phl} \text{ (ns)}$	
Function and Macro Name	Equiv. Circuit and Symbol							t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Open-drain output ODN3		—	5		D1			2.00 (t_{olz})	— (K_{lz})	2.20 (t_{oz})	0.06 (K_{z})
TTL-level I/O buffer ITO3	Output circuit: See OZ3 Input circuit: See IT 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								0.65	0.27	1.65	0.17
CMOS-level I/O buffer ICO3	Output circuit: See OZ3 Input circuit: See IC 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								0.93	0.27	0.83	0.22
TTL-level I/O buffer with Schmitt-trigger ITSO3	Output circuit: See OZ3 Input circuit: See ITS 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								2.80	0.17	2.50	0.27
CMOS-level I/O buffer with Schmitt-trigger ICSO3	Output circuit: See OZ3 Input circuit: See ICS 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								2.47	0.28	2.20	0.30

I/O Buffers ($I_{OL} = 8 \text{ mA}$) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t_{plh} (ns)		t_{phl} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Three-state output buffer with pull-up OZ3U		—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
Three-state output buffer with pull-down OZ3D		—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
Open-drain output buffer with pull-up ODN3U			5		D2	E		2.00 (t_{olz})	— (K_{lz})	2.20 (t_{ozl})	0.06 (K_{zl})
TTL-level I/O buffer with pull-up ITO3U	Output circuit: See OZ3U Input circuit: See IT 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								0.65	0.27	1.65	0.17
TTL-level I/O buffer with pull-down ITO3D	Output circuit: See OZ3D Input circuit: See IT 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								0.65	0.27	1.65	0.17

HG62S Series

I/O Buffers ($I_{OL} = 8 \text{ mA}$) (cont)






Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
Function and Macro Name	Equiv. Circuit and Symbol							t_{olh}	K_{ih}	t_{ohl}	K_{hl}
CMOS-level I/O buffer with pull-up ICO3U	Output circuit: See OZ3U Input circuit: See IC 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								0.93	0.27	0.83	0.22
CMOS-level I/O buffer with pull-down ICO3D	Output circuit: See OZ3D Input circuit: See IC 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								0.93	0.27	0.83	0.22
TTL-level Schmitt-trigger I/O with pull-up ITSO3U	Output circuit: See OZ3U Input circuit: See ITS 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								2.80	0.17	2.50	0.27
TTL-level Schmitt-trigger I/O with pull-down ITSO3D	Output circuit: See OZ3D Input circuit: See ITS 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								2.80	0.17	2.50	0.27
CMOS-level Schmitt-trigger I/O with pull-up ICSO3U	Output circuit: See OZ3U Input circuit: See ICS 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								2.47	0.28	2.20	0.30
CMOS-level Schmitt-trigger I/O with pull-down ICSO3D	Output circuit: See OZ3D Input circuit: See ICS 	—	5 6		D2	E		2.20	0.04	2.40	0.06
						D		2.00		2.20	
								2.47	0.28	2.20	0.30

GND Noise Reduction Buffers ($I_{OL} = 8 \text{ mA}$)






Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
Function and Macro Name	Equiv. Circuit and Symbol							$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Totem-pole output OT3R		—	2		D1			5.90	0.05	8.70	0.07
Three-state output OZ3R		—	3 3		D1	E D		6.10 5.90	0.05	8.90 8.70	0.07
Open-drain output ODN3R		—	2		D1			5.90 (t_{olz})	— (K_{lz})	8.70 (t_{ozl})	0.07 (K_{zl})
TTL-level I/O buffer ITO3R	Output circuit: See OZ3 Input circuit: See IT 	—	3 3		D2	E D		6.10 5.90	0.05	8.90 8.70	0.07
CMOS-level I/O buffer ICO3R	Output circuit: See OZ3 Input circuit: See IC 	—	3 3		D2	E D		6.10 5.90 0.93	0.05	8.90 8.70 0.83	0.07 0.22

HG62S Series

GND Noise Reduction Buffers ($I_{OL} = 8 \text{ mA}$) (cont)




Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay				
Function and Macro Name	Equiv. Circuit and Symbol							$t_{plh} \text{ (ns)}$		$t_{phl} \text{ (ns)}$		
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}	
TTL-level I/O buffer with Schmitt-trigger ITSO3R	Output circuit: See OZ3R Input circuit: See ITS 	—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
									2.80	0.17	2.50	0.27
CMOS-level I/O buffer with Schmitt-trigger ICSO3R	Output circuit: See OZ3R Input circuit: See ICS 	—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
									2.47	0.28	2.20	0.30
Three-state output buffer with pull-up OZ3RU		—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
Three-state output buffer with pull-down OZ3RD		—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
Open-drain output buffer with pull-up ODN3RU			2		D2			5.90 (t_{olz})	— (K_{lz})	8.70 (t_{ozl})	0.07 (K_{zl})	

GND Noise Reduction Buffers ($I_{OL} = 8 \text{ mA}$) (cont)


Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
Function and Macro Name	Equiv. Circuit and Symbol							$t_{plh} \text{ (ns)}$		$t_{phl} \text{ (ns)}$	
								t_{o1h}	K_{1h}	t_{o1l}	K_{1l}
TTL-level I/O buffer with pull-up ITO3RU	Output circuit: See OZ3RU Input circuit: See IT 	—	3		D2	E		6.10	0.05	8.90	0.07
								5.90		8.70	
								0.65	0.27	1.65	0.17
TTL-level I/O buffer with pull-down ITO3RD	Output circuit: See OZ3RD Input circuit: See IT 	—	3		D2	E		6.10	0.05	8.90	0.07
								5.90		8.70	
								0.65	0.27	1.65	0.17
CMOS-level I/O buffer with pull-up ICO3RU	Output circuit: See OZ3RU Input circuit: See IC 	—	3		D2	E		6.10	0.05	8.90	0.07
								5.90		8.70	
								0.93	0.27	0.83	0.22
CMOS-level I/O buffer with pull-down ICO3RD	Output circuit: See OZ3RD Input circuit: See IC 	—	3		D2	E		6.10	0.05	8.90	0.07
								5.90		8.70	
								0.93	0.27	0.83	0.22
TTL-level Schmitt-trigger I/O with pull-up ITSQ3RU	Output circuit: See OZ3RU Input circuit: See ITS 	—	3		D2	E		6.10	0.05	8.90	0.07
								5.90		8.70	
								2.80	0.17	2.50	0.27

HG62S Series

GND Noise Reduction Buffers ($I_{OL} = 8 \text{ mA}$) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay				
Function and Macro Name	Equiv. Circuit and Symbol							$t_{\text{p}ih}$ (ns)		$t_{\text{p}hl}$ (ns)		
								$t_{\text{ol}h}$	K_{lh}	$t_{\text{oh}l}$	K_{hl}	
TTL-level Schmitt-trigger I/O with pull-down ITSO3RD	Output circuit: See OZ3D Input circuit: See ITS 	—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
									2.80	0.17	2.50	0.27
CMOS-level Schmitt-trigger I/O with pull-up ICSO3RU	Output circuit: See OZ3U Input circuit: See ICS 	—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
									2.47	0.28	2.20	0.30
CMOS-level Schmitt-trigger I/O with pull-down ICSO3RD	Output circuit: See OZ3D Input circuit: See ICS 	—	3		D2	E		6.10	0.05	8.90	0.07	
								D	5.90		8.70	
									2.47	0.28	2.20	0.30

I/O Buffers ($I_{OL} = 16 \text{ mA}$)






Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
Function and Macro Name	Equiv. Circuit and Symbol							$t_{\text{p}ih}$ (ns)		$t_{\text{p}hl}$ (ns)	
								$t_{\text{ol}h}$	K_{lh}	$t_{\text{oh}l}$	K_{hl}
Totem-pole output OT6		—	5		D1			2.00	0.025	2.40	0.028

I/O Buffers ($I_{OL} = 16 \text{ mA}$) (cont)






Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
								$t_{ph} \text{ (ns)}$		$t_{phl} \text{ (ns)}$	
								t_{o1h}	K_{1h}	t_{o1l}	K_{1l}
Three- state output buffer OZ6		—	5 6		D1	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
Open- drain output ODN6		—	5		D1			2.00 (t_{o1z})	— (K_{1z})	2.40 (t_{o1z})	0.028 (K_{1z})
TTL- level I/O buffer ITO6	Output circuit: See OZ6 Input circuit: See IT 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								0.65	0.27	1.65	0.17
CMOS- level I/O buffer ICO6	Output circuit: See OZ6 Input circuit: See IC 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								0.93	0.27	0.83	0.22
TTL- level I/O buffer with Schmitt- trigger ITSO6	Output circuit: See OZ6 Input circuit: See ITS 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								2.80	0.17	2.50	0.27

HG62S Series

I/O Buffers ($I_{OL} = 16 \text{ mA}$) (cont)



Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	In-put Name	Out-put Name	Delay			
								t_{plh} (ns)		t_{phi} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
CMOS-level I/O buffer with Schmitt-trigger ICS06	Output circuit: See OZ6 Input circuit: See ICS 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								2.47	0.28	2.20	0.30
Three-state output buffer with pull-up OZ6U		—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
Three-state output buffer with pull-down OZ6D		—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
Open-drain output buffer with pull-up ODN6U		—	5		D2			2.00 (t_{olz})	— (K_{lz})	2.40 (t_{ozl})	0.028 (K_{zl})
TTL-level I/O buffer with pull-up ITO6U	Output circuit: See OZ6U Input circuit: See IT 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								0.65	0.27	1.65	0.17

I/O Buffers ($I_{OL} = 16 \text{ mA}$) (cont)



Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
								$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
TTL-level I/O buffer with pull-down ITO6D	Output circuit: See OZ6D Input circuit: See IT 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								0.65	0.27	1.65	0.17
CMOS-level I/O buffer with pull-up ICO6U	Output circuit: See OZ6U Input circuit: See IC 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								0.93	0.27	0.83	0.22
CMOS-level I/O buffer with pull-down ICO6D	Output circuit: See OZ6D Input circuit: See IC 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								0.93	0.27	0.83	0.22
TTL-level Schmitt-trigger I/O with pull-up ITSO6U	Output circuit: See OZ6U Input circuit: See ITS 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								2.80	0.17	2.50	0.27
TTL-level Schmitt-trigger I/O with pull-down ITSO6D	Output circuit: See OZ6D Input circuit: See ITS 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								2.80	0.17	2.50	0.27

HG62S Series






I/O Buffers ($I_{OL} = 16 \text{ mA}$) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{pLH} \text{ (ns)}$		$t_{pHL} \text{ (ns)}$	
Function and Macro Name	Equiv. Circuit and Symbol							t_{oLH}	K_{LH}	t_{oHL}	K_{HL}
CMOS-level Schmitt-trigger I/O with pull-up ICSO6U	Output circuit: See OZ6U Input circuit: See ITS 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								2.47	0.28	2.20	0.30
CMOS-level Schmitt-trigger I/O with pull-down ICSO6D	Output circuit: See OZ6D Input circuit: See ITS 	—	5 6		D2	E		2.20	0.025	2.60	0.028
						D		2.00		2.40	
								2.47	0.28	2.20	0.30

GND Noise Reduction Buffers ($I_{OL} = 16 \text{ mA}$)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								$t_{pLH} \text{ (ns)}$		$t_{pHL} \text{ (ns)}$	
Function and Macro Name	Equiv. Circuit and Symbol							t_{oLH}	K_{LH}	t_{oHL}	K_{HL}
Totem-pole output OT6R		—	2		D1			9.80	0.04	10.8	0.06
Three-state output OZ6R		—	3 3		D1	E		10.0	0.04	11.0	0.06
						D		9.80		10.8	

GND Noise Reduction Buffers ($I_{OL} = 16 \text{ mA}$) (cont)






Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t_{plh} (ns)		t_{phi} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Open-drain output ODN6R		—	2		D1			9.80 (t_{olz})	— (K_{lz})	10.8 (t_{ozl})	0.06 (K_{zl})
TTL-level I/O buffer ITO6R	Output circuit: See OZ6 Input circuit: See IT 	—	3 3		D2	E D		10.0 9.80 0.65	0.04 0.27	11.0 10.8 1.65	0.06 0.17
CMOS-level I/O buffer ICO6R	Output circuit: See OZ6 Input circuit: See IC 	—	3 3		D2	E D		10.0 9.80 0.93	0.04 0.27	11.0 10.8 0.83	0.06 0.22
TTL-level I/O buffer with Schmitt-trigger ITSO6R	Output circuit: See OZ6 Input circuit: See ITS 	—	3 3		D2	E D		10.0 9.80 2.80	0.04 0.17	11.0 10.8 2.50	0.06 0.27
CMOS-level I/O buffer with Schmitt-trigger ICSO6R	Output circuit: See OZ6 Input circuit: See ICS 	—	3 3		D2	E D		10.0 9.80 2.47	0.04 0.28	11.0 10.8 2.20	0.06 0.30

HG62S Series

GND Noise Reduction Buffers ($I_{OL} = 16 \text{ mA}$) (cont)


Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t_{plh} (ns)		t_{phl} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Three-state output buffer with pull-up OZ6RU		—	3 3		D2	E D		10.0	0.04	11.0	0.06
								9.80		10.8	
Three-state output buffer with pull-down OZ6RD		—	3 3		D2	E D		10.0	0.04	11.0	0.06
								9.80		10.8	
Open-drain output buffer with pull-up ODN6RU			2		D2			9.80 (t_{olz})	— (K_{lz})	10.8 (t_{ozl})	0.06 (K_{z})
TTL-level I/O buffer with pull-up ITO6RU	Output circuit: See OZ6RU Input circuit: See IT 	—	3 3		D2	E D		10.0	0.04	11.0	0.06
								9.80		10.8	
TTL-level I/O buffer with pull-down ITO6RD	Output circuit: See OZ6RD Input circuit: See IT 	—	3 3		D2	E D		10.0	0.04	11.0	0.06
								9.80		10.8	
								0.65	0.27	1.65	0.17

GND Noise Reduction Buffers ($I_{OL} = 16 \text{ mA}$) (cont)

















Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
Function and Macro Name	Equiv. Circuit and Symbol							$t_{plh} \text{ (ns)}$		$t_{phl} \text{ (ns)}$	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
CMOS-level I/O buffer with pull-up ICO6RU	Output circuit: See OZ6RU Input circuit: See IC 	—	3		D2	E		10.0	0.04	11.0	0.06
								9.80		10.8	
								0.93	0.27	0.83	0.22
CMOS-level I/O buffer with pull-down ICO6RD	Output circuit: See OZ6RD Input circuit: See IC 	—	3		D2	E		10.0	0.04	11.0	0.06
								9.80		10.8	
								0.93	0.27	0.83	0.22
TTL-level Schmitt-trigger I/O with pull-up ITSO6RU	Output circuit: See OZ6RU Input circuit: See ITS 	—	3		D2	E		10.0	0.04	11.0	0.06
								9.80		10.8	
								2.80	0.17	2.50	0.27
TTL-level Schmitt-trigger I/O with pull-down ITSO6RD	Output circuit: See OZ6RD Input circuit: See ITS 	—	3		D2	E		10.0	0.04	11.0	0.06
								9.80		10.8	
								2.80	0.17	2.50	0.27
CMOS-level Schmitt-trigger I/O with pull-up ICSO6RU	Output circuit: See OZ6RU Input circuit: See ITS 	—	3		D2	E		10.0	0.04	11.0	0.06
								9.80		10.8	
								2.47	0.28	2.20	0.30

HG62S Series

GND Noise Reduction Buffers ($I_{OL} = 16 \text{ mA}$) (cont)

Macro			LV	Clamp Level when Open	Sym - bol No.	Delay					
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name	Out - put Name	$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
CMOS-level Schmitt-trigger I/O with pull-down IC606RD	Output circuit: See OZ6RD Input circuit: See ITS 	—	3		D2	E		10.0	0.04	11.0	0.06
			D			9.80			10.8		
						2.47		0.28	2.20	0.30	

Power Gates

Macro						Delay			
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	$t_{plh} \text{ (ns)}$		$t_{phi} \text{ (ns)}$	
						t_{olh}	K_{lh}	t_{ohl}	K_{hl}
Power inverter NAP1		1	2	@		0.18	0.30	0.30	0.30
Power inverter NA3P		2	3	@		0.91	0.24	0.31	0.24
Power inverter NA4P		2	4	@		0.20	0.18	0.32	0.18
2-input power NAND NAP2		2	2	@		0.16	0.30	0.20	0.42
3-input power NAND NAP3		3	2	@		0.18	0.30	0.22	0.58
4-input power NAND NAP4		4	2	@		0.20	0.30	0.25	0.70
6-input power NAND NAP6		5	1	@		0.48	0.30	0.85	0.30
8-input power NAND NAP8		7	1	@		0.52	0.30	0.95	0.30

Power Gates (cont)

Macro	Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Delay			
							t_{plh} (ns)	t_{phi} (ns)	t_{ohl}	K_{hl}
	9-input power NAND NAP9		7	1	@		0.52	0.30	0.95	0.30
	12-input power NAND NAP-12		9	1	@		0.52	0.30	1.28	0.30
	16-input power NAND NAP16		13	1	@		0.52	0.30	0.88	0.42
	2-input NOR NRP2		2	2	#		0.28	0.50	0.24	0.30
	3-input NOR NRP3		3	2	#		0.30	0.74	0.26	0.30
	4-input NOR NRP4		4	2	#		0.32	0.98	0.28	0.30
	6-input NOR NRP6		5	1	#		0.74	0.30	0.55	0.30
	8-input NOR NRP8		7	1	#		0.90	0.30	0.55	0.30
	9-input NOR NRP9		7	1	#		0.90	0.30	0.55	0.30
	12-input NOR NRP12		9	1	#		1.02	0.30	0.58	0.30

HG62S Series

Power Gates (cont)

Macro	Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Delay			
							t_{olh} (ns)	K_{lh}	t_{ohl}	K_{hl}
	16-input NOR NRP16		13	1	#		1.00	0.50	0.62	0.30
	Power buffer ANP		2	1	@		0.20	0.30	0.38	0.30
	Power buffer AN3P		3	2	@		0.20	0.24	0.34	0.24
	Power buffer AN4P		3	2	@		0.22	0.18	0.36	0.18
	2-input power AND ANP2		2	1	@		0.46	0.30	0.38	0.30
	3-input power AND ANP3		3	1	@		0.50	0.30	0.40	0.30
	4-input power AND ANP4		3	1	@		0.58	0.30	0.42	0.30
	2-input power OR ORP2		2	1	#		0.52	0.30	0.46	0.30
	3-input power OR ORP3		3	1	#		0.57	0.30	0.52	0.30
	4-input power OR ORP4		3	1	#		0.64	0.30	0.62	0.30
	2-input power EOR EORP		4	2	#		0.37	0.50	0.50	0.42
	2-input power ENOR ENRP		4	2	#		0.37	0.50	0.48	0.42

Three-State Power Gates





















Macro		Equiv. Gate Count	LV	Clamp Level when Open	In - put Name	Out - put Name	Delay			
Function and Macro Name	Equivalent Circuit and Symbol						t _{plh} (ns)		t _{phl} (ns)	
							t _{olh}	K _{Ih}	t _{ohl}	K _{hl}
3-state power inverter (internal) NAZP		2	0.5 0.5 2	- - @	D E/E		0.58	0.40	0.44	0.38
							0.28		0.40	
3-state power buffer (internal) ANZP		4	2 2	# @	D E		0.50	0.30	0.40	0.30
							0.60		0.50	

Gates

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Delay			
Function and Macro Name	Equivalent Circuit					t _{plh} (ns)	K _{Ih}	t _{phl} (ns)	K _{hl}
Inverter NA1		1	1	@		0.16	0.50	0.28	0.50
2-input NAND NA2		1	1	@		0.18	0.50	0.30	0.76
3-input NAND NA3		2	1	@		0.22	0.50	0.32	1.08
4-input NAND NA4		2	1	@		0.24	0.50	0.34	1.36
6-input NAND NA6		5	1	@		0.38	0.50	0.75	0.50

HG62S Series

Gates (cont)

Macro	Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Delay			
							t_{plh} (ns)	K_{lh}	t_{phl} (ns)	K_{hl}
	8-input NAND NA8		6	1	@		0.42	0.50	0.85	0.50
	9-input NAND NA9		7	1	@		0.42	0.50	0.85	0.50
	12-input NAND NA12		8	1	@		0.42	0.50	1.18	0.50
	16-input NAND NA16		11	1	@		0.42	0.50	0.78	0.76
	2-input NOR NR2		1	1	#		0.20	0.92	0.38	0.50
	3-input NOR NR3		2	1	#		0.22	1.34	0.43	0.50
	4-input NOR NR4		2	1	#		0.24	1.80	0.50	0.50
	6-input NOR NR6		5	1	#		0.64	0.50	0.45	0.50
	8-input NOR NR8		6	1	#		0.80	0.50	0.45	0.50
	9-input NOR NR9		7	1	#		0.80	0.50	0.45	0.50

Gates (cont)

Macro	Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Delay			
							t_{plh} (ns)	t_{phi} (ns)	t_{ohl}	K_{hl}
	12-input NOR NR12		8	1	#		0.92	0.50	0.48	0.50
	16-input NOR NR16		11	1	#		0.90	0.92	0.52	0.50
	Buffer AN1		1	1	@		0.34	0.50	0.26	0.50
	2-input AND AN2		2	1	@		0.36	0.50	0.28	0.50
	3-input AND AN3		2	1	@		0.40	0.50	0.30	0.50
	4-input AND AN4		3	1	@		0.48	0.50	0.32	0.50
	2-input OR OR2		2	1	#		0.42	0.50	0.36	0.50
	3-input OR OR3		2	1	#		0.47	0.50	0.42	0.50
	4-input OR OR4		3	1	#		0.54	0.50	0.52	0.50
	2-input EOR EOR		3	2	#		0.27	0.92	0.40	0.76
	2-input ENOR ENR		3	2	#		0.27	0.92	0.38	0.76

HG62S Series

Three-State Gates




Function and Macro Name	Macro		LV	Clamp Level when Open	In - put Name	Out - put Name	Delay			
	Equivalent Circuit and Symbol	Equiv. Gate Count					t _{plh} (ns)		t _{phl} (ns)	
							t _{olh}	K _{lh}	t _{ohl}	K _{hl}
3-state inverter (internal) NAZ		1	0.5 0.5 1	@	D E/E		0.48 0.18	0.65	0.34 0.30	0.62
3-state buffer (internal) ANZ		3	2 2	# @	D E		0.40 0.50	0.50	0.30 0.40	0.50

AND-NOR, OR-NAND Power Gates

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	In-put Name	Out-put Name	Delay			
								t _{plh} (ns)		t _{pht} (ns)	
								t _{olh}	K _{ih}	t _{ohl}	K _{hl}
2-OR NAND NAR23P		3	2	# # @	A1	OR		0.33	0.50	0.48	0.42
						NAND		0.33		0.48	
3-OR NAND NAR34P		4	2	# # # @	A2	OR		0.40	0.74	0.48	0.42
						NAND		0.40		0.48	
2-OR 3-NAND NAR24P		4	2	# # @ @	A2	OR		0.40	0.50	0.48	0.58
						NAND		0.40		0.48	
2-wide, 2-input OR- NAND NA2R2P		4	2	# # # #	A1			0.40	0.50	0.53	0.42

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)



Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phl} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
3-wide, 2-input OR-NAND NA3R2P		6	2	# # # # #	A3			0.42	0.50	0.60	0.58
2-wide, 3-input OR-NAND NA2R3NP		7	2	# # # # #	A2		+Y -Y	0.72 0.77	0.30 0.74	0.97 0.57	0.30 0.42
2-wide, 4-input OR-NAND NA2R4NP		9	2	# # # # # #	A4		+Y -Y	0.72 0.80	0.30 0.98	1.00 0.57	0.30 0.42

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phi} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
3-wide, 3-input OR-NAND NA3R3NP		10	2	# # # # # # #			+Y	0.79	0.30	1.00	0.30
							-Y	0.80	0.74	0.64	0.58
3-wide, 4-input OR-NAND NA3R4NP		13	2	# # # # # # # #			+Y	0.79	0.30	1.28	0.30
							-Y	1.08	0.98	0.64	0.58

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phl} (ns)	
								t _{oH}	K _{lh}	t _{oL}	K _{hl}
4-wide, 2-input OR-NAND NA4R2NP		10	2	@ @ @ @ @ @ @	A4		+Y	0.75	0.30	0.77	0.30
							-Y	0.57	0.50	0.60	0.70
4-wide, 3-input OR-NAND NA4R3NP		13	2	# # # # # # # # # #			+Y	0.95	0.30	1.28	0.30
							-Y	1.08	0.74	0.80	0.70

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay					
						In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
4-wide, 4-input OR-NAND NA4R4NP		17	2	# # # # # # # # # # # # # # # #	A5	+Y	1.02	0.30	1.57	0.30	
						-Y	1.37	0.98	0.87	0.70	
6-wide, 2-input OR-NAND NA6R2NP		9	1	@ @ @ @ @ @ @ @ @ @ @		+Y	0.70	0.50	0.67	0.30	
						-Y	0.82	0.30	0.90	0.30	

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
Function and Macro Name	Equiv. Circuit and Symbol							t _{plh} (ns)		t _{phl} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
8-wide, 2-input OR-NAND NA8R2NP		12	1	@	A5		+Y	0.73	0.74	0.67	0.30
							-Y	0.82	0.30	0.93	0.30
2-AND-OR-NAND NARA24P		4	2	@	A1	AND		0.33	0.50	0.53	0.58
							OR	0.33		0.53	
							NAND	0.33		0.40	
2-AND-NOR NRA23P		3	2	@	A1	AND		0.37	0.50	0.50	0.42
							NOR	0.36		0.50	

AND-NOR, OR-NAND Power Gates (cont)



Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phi} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
3-AND-NOR NRA34P		4	2	@ @ @ #	A2	AND		0.37	0.50	0.50	0.58
						NOR		0.36		0.50	
2-AND-3-NOR NRA24P		4	2	@ @ # #	A2	AND		0.38	0.74	0.50	0.42
						NOR		0.38		0.50	
2-wide 2-input AND-NOR NR2A2P		4	2	@ @ @ @	A1			0.40	0.50	0.53	0.42
3-wide 2-input AND-NOR NR3A2P		6	2	@ @ @ @ @ @	A3			0.46	0.74	0.60	0.42

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)



Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phi} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
2-wide 3-input AND- NOR NR2A3NP		7	2	@ @ @ @ @ @	A2		+Y	1.05	0.30	0.60	0.30
							-Y	0.40	0.50	0.90	0.58
2-wide 4-input AND- NOR NR2A4NP		9	2	@ @ @ @ @ @ @ @	A4		+Y	1.05	0.30	0.60	0.30
							-Y	0.40	0.50	0.90	0.70
3-wide 3-input AND- NOR NR3A3NP		10	2	@ @ @ @ @ @ @ @ @ @			+Y	1.08	0.30	0.80	0.30
							-Y	0.60	0.74	0.93	0.58

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phi} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
3-wide 4-input AND- NOR NR3A4NP		13	2	@ @ @ @ @ @ @ @ @ @			+Y	1.15	0.30	1.00	0.30
							-Y	0.80	0.74	1.00	0.70
4-wide 2-input AND- NOR NR4A2NP		9	2	# # # # # # #	A4		+Y	0.82	0.30	0.77	0.30
							-Y	0.57	0.98	0.67	0.42

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
								t_{plh} (ns)		t_{phi} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
4-wide 3-input AND- NOR NR4A3NP		13	2	@ @ @ @ @ @ @ @ @ @ @ @			+Y	0.85	0.30	0.80	0.30
							-Y	0.60	0.98	0.70	0.58
4-wide 4-input AND- NOR NR4A4NP		17	2	@ @ @ @ @ @ @ @ @ @ @ @	A5		+Y	1.25	0.30	1.02	0.30
							-Y	0.82	0.98	1.10	0.70



AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phl} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
6-wide 2-input AND-NOR NR6A2NP		9	1	# # # # # # # #			+Y	0.90	0.30	1.00	0.30
							-Y	0.80	0.30	0.75	0.30

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{pth} (ns)		t _{phi} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
8-wide 2-input AND-NOR NR8A2NP		12	1	# # # # # # # # # # # #	A5		+Y	0.90	0.30	1.08	0.30
							-Y	0.88	0.30	0.75	0.30

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay					
						In- put Name	Out- put Name	t_{ph} (ns)		t_{pl} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
2-OR-AND-NOR NRAR24P		4	2	# # @ #	A1	OR		0.56	0.74	0.54	0.42
						AND		0.50		0.48	
						NOR		0.40		0.42	
2-to-1 multi-plexer M2T1NP		6	2 2 2	# # #	B2	Y0	+Y	0.83	0.30	0.55	0.30
						Y1		0.83		0.55	
						S		0.98		0.88	
						Y0	-Y	0.40	0.50	0.63	0.42
						Y1		0.40		0.63	
						S		0.73		0.78	
4-to-1 multi-plexer M4T1NP		15	1 1 1 2 2 2	# # # # # #	B4	Y0	+Y	1.20	0.30	0.82	0.30
						Y1		1.20		0.82	
						Y2		1.20		0.82	
						Y3		1.20		0.82	
						A		1.40		1.25	
						B		1.40		1.25	
						Y0	-Y	0.67	0.98	1.00	0.58
						Y1		0.67		1.00	
						Y2		0.67		1.00	
						Y3		0.67		1.00	
						A		1.10		1.20	
						B		1.10		1.20	

HG62S Series

AND-NOR, OR-NAND Power Gates (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym- bol No.	Delay					
	Equiv. Circuit and Symbol	Equiv. Gate Count				t _{plh} (ns)		t _{phl} (ns)			
						t _{olh}	K _{Ih}	t _{ohl}	K _{hl}		
8-to-1 multiplexer M8T1NP		23	1	# # # # # # # #	B6	Y0-	+Y	1.37	0.30	1.30	0.58
						Y7		2.10		1.83	
						A					
						Y0-	-Y	1.45	0.30	1.57	0.30
						Y7		1.98		2.30	
						A					
						Y1					
						Y2					
Y3											
Y4											
Y5											
Y6											
Y7											
1-to-2 demulti-plexer M1T2NP		7	2 4	# @	B3	Y	+0	0.62	0.30	0.63	0.30
						A		0.69		0.70	
						Y	+1	0.62	0.30	0.63	0.30
						A		0.62		0.63	
						Y	-0	0.43	0.30	0.47	0.42
						A		0.50		0.54	
						Y	-1	0.43	0.30	0.47	0.42
						A		0.43		0.47	

AND-NOR, OR-NAND Gates (Normal)





Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phl} (ns)	
								t _{oLh}	K _{Lh}	t _{oHl}	K _{Hl}
2-OR NAND NAR23		2	1	# # @	A1	OR		0.23	0.92	0.38	0.76
						NAND		0.23		0.38	
3-OR NAND NAR34		2	1	# # # @	A2	OR		0.30	1.34	0.38	0.76
						NAND		0.30		0.38	
2-OR 3-NAND NAR24		2	1	# # @ @	A2	OR		0.30	0.92	0.38	1.08
						NAND		0.30		0.38	
2-wide, 2-input OR- NAND NA2R2		2	1	# # # #	A1			0.30	0.92	0.43	0.76

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phl} (ns)	
Function and Macro Name	Equiv. Circuit and Symbol							t _{oLh}	K _{Lh}	t _{oHl}	K _{Hl}
3-wide, 2-input OR-NAND NA3R2		3	1	# # # # #	A3			0.32	0.92	0.50	1.08
2-wide, 3-input OR-NAND NA2R3N		4	1	# # # # #	A2						
						+Y	0.62	0.50	0.87	0.50	
							-Y	0.67	1.34	0.47	0.76
2-wide, 4-input OR-NAND NA2R4N		5	1	# # # # # #	A4						
						+Y	0.62	0.50	0.90	0.50	
							-Y	0.70	1.80	0.47	0.76

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phl} (ns)	
								t _{oLh}	K _{Lh}	t _{oHl}	K _{Hl}
3-wide, 3-input OR-NAND NA3R3N	 	5	1	# # # # # #			+Y	0.69	0.50	0.90	0.50
							-Y	0.70	1.34	0.54	1.08
3-wide, 4-input OR-NAND NA3R4N	 	7	1	# # # # # # # #			+Y	0.69	0.50	1.18	0.50
							-Y	0.98	1.80	0.54	1.08

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)




Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
								t _{plh} (ns)		t _{phl} (ns)	
								t _{oH}	K _{Ih}	t _{oL}	K _{HL}
4-wide, 2-input OR-NAND NA4R2N		5	1	@ @ @ @ @ @ @	A4		+Y	0.65	0.50	0.67	0.50
							-Y	0.47	0.92	0.50	1.36
4-wide, 3-input OR-NAND NA4R3N		7	1	# # # # # # # # # #			+Y	0.85	0.50	1.18	0.50
							-Y	0.98	1.34	0.70	1.36

AND-NOR, OR-NAND Gates (Normal) (cont)









Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phl} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
4-wide, 4-input OR-NAND NA4R4N		9	1	# # # # # # # # # #	A5		+Y	0.92	0.50	1.47	0.50
							-Y	1.27	1.80	0.77	1.36
6-wide, 2-input OR-NAND NA6R2N		8	1	@ @ @ @ @ @ @ @ @ @			+Y	0.60	0.92	0.57	0.50
							-Y	0.72	0.50	0.80	0.50

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay					
						In - put Name	Out - put Name	t_{ph} (ns)		t_{pl} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
8-wide, 2-input OR-NAND NA8R2N		10	1	@ @ @ @ @ @ @ @ @ @ @ @ @ @	A5		+Y	0.63	1.34	0.57	0.50
							-Y	0.72	0.50	0.83	0.50
2-AND-OR-NAND NARA24		2	1	@ @ # @	A1	AND		0.23	0.92	0.43	1.08
						OR		0.23		0.43	
						NAND		0.23		0.30	
2-AND-NOR NRA23		2	1	@ #	A1	AND		0.27	0.92	0.40	0.76
						NOR		0.26		0.40	

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phl} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
3-AND-NOR NRA34		2	1	@ @ @ #	A2	AND NOR		0.27	0.92	0.40	1.08
								0.26		0.40	
2-AND-3-NOR NRA24		2	1	@ @ # #	A2	AND NOR		0.28	1.34	0.40	0.76
								0.28		0.40	
2-wide, 2-input AND-NOR NR2A2		2	1	@ @ @ @	A1			0.30	0.92	0.43	0.76
											
3-wide, 2-input AND-NOR NR3A2		3	1	@ @ @ @ @ @	A3			0.36	1.34	0.50	0.76
											

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	In-put Name	Out-put Name	Delay			
								t _{plh} (ns)		t _{phl} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
2-wide, 3-input AND-NOR NR2A3N		4	1	@	A2		+Y	0.95	0.50	0.50	0.50
							-Y	0.30	0.92	0.80	1.08
2-wide, 4-input AND-NOR NR2A4N		5	1	@	A4		+Y	0.98	0.50	0.60	0.50
							-Y	0.40	0.92	0.83	1.36
3-wide, 3-input AND-NOR NR3A3N		5	1	@			+Y	0.98	0.50	0.67	0.50
							-Y	0.50	1.34	0.83	1.08

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro		Clamp Level when Open	Sym- bol No.	Delay						
	Equiv. Circuit and Symbol	Equiv. Gate Count			LV	In- put Name	Out- put Name	t _{plh} (ns)		t _{phl} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
3-wide 4-input AND- NOR NR3A4N		7	1	@ @ @ @ @ @ @ @ @ @ @ @		+Y	1.05	0.50	0.90	0.50	
						-Y	0.70	1.34	0.90	1.36	
4-wide 2-input AND- NOR NR4A2N		5	1	# # # # # # # # # # # #	A4	+Y	0.72	0.50	0.67	0.50	
						-Y	0.47	1.80	0.57	0.76	

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)


Macro			Delay								
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	In-put Name	Out-put Name	t_{plh} (ns)		t_{phi} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
4-wide 3-input AND-NOR NR4A3N		7	1	@			+Y	0.75	0.50	0.70	0.50
							-Y	0.50	1.80	0.60	1.34
4-wide 4-input AND-NOR NR4A4N		9	1	@	A5		+Y	1.15	0.50	0.92	0.50
							-Y	0.72	1.80	1.00	1.36

AND-NOR, OR-NAND Gates (Normal) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	Delay			
Function and Macro Name	Equiv. Circuit and Symbol							t _{plh} (ns)		t _{phi} (ns)	
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}
6-wide 2-input AND-NOR NR6A2N		8	1	# # # # # # # #			+Y	0.80	0.50	0.90	0.50
							-Y	0.70	0.50	0.65	0.50

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay					
	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name	Out - put Name	t_{plh} (ns)		t_{phi} (ns)	
								t_{o1h}	K_{1h}	t_{o1l}	K_{1l}
8-wide 2-input AND-NOR NR8A2N		10	1	# # # # # # # # # # # #	A5	+Y	0.80	0.50	0.98	0.50	
						-Y	0.78	0.50	0.65	0.50	

AND-NOR, OR-NAND Gates (Normal) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Symbol No.	In - put Name	Out - put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t_{plh} (ns)		t_{phl} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
2-OR-AND-NOR NRAR24		2	1	# # @ #	A1	OR		0.46	1.34	0.44	0.76
						AND		0.40		0.38	
						NOR		0.30		0.32	
2-to-1 multi-plexer M2T1N		3	2 1 1	# # #	B2	Y0	+Y	0.73	0.50	0.45	0.50
						Y1		0.73		0.45	
						S		0.88		0.78	
						Y0	-Y	0.30	0.92	0.53	0.76
						Y1		0.30		0.53	
						S		0.63		0.68	
4-to-1 multi-plexer M4T1N		9	1	# # # # #	B4	Y0	+Y	1.10	0.50	0.72	0.50
						Y1		1.10		0.72	
						Y2		1.10		0.72	
						Y3		1.10		0.72	
						A		1.30		1.15	
						B		1.30		1.15	
						Y0	-Y	0.57	1.80	0.90	1.08
						Y1		0.57		0.90	
						Y2		0.57		0.90	
						Y3		0.57		0.90	
						A		1.00		1.10	
						B		1.00		1.10	

HG62S Series

AND-NOR, OR-NAND Gates (Normal) (cont)

Macro			LV	Clamp Level when Open	Sym - bol No.	Delay					
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
8-to-1 multiplexer M8T1N		21	1	# # # # # # # #	B6	Y0-	+Y	1.27	0.50	1.20	1.08
						Y7		2.00		1.73	
						A					
						B					
						C					
						Y0-	-Y	1.35	0.50	1.47	0.50
						Y7		1.88		2.20	
						A					
B											
C											
1-to-2 demultiplexer M1T2N		4	2	# @	B3	Y	+0	0.52	0.50	0.53	0.50
						A		0.59		0.60	
						Y	+1	0.52	0.50	0.53	0.50
						A		0.52		0.53	
						Y	-0	0.33	0.50	0.37	0.76
						A		0.40		0.44	
						Y	-1	0.33	0.50	0.37	0.76
						A		0.33		0.37	

Power Decoders





Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay					
	Equiv. Circuit and Symbol	Equiv. Gate Count				t _{plh} (ns)		t _{phl} (ns)		In - put Name	Out - put Name
						t _{o1h}	K _{1h}	t _{o1l}	K _{1l}		
2-bit decoder D2T4NP		14	1	# #	B5	A	-0	0.58	0.30	0.62	0.42
						B		0.58		0.62	
						A	-1	0.70	0.30	0.80	0.42
						B		0.58		0.62	
						A	-2	0.58	0.30	0.62	0.42
						B		0.70		0.80	
						A	-3	0.70	0.30	0.80	0.42
						B		0.70		0.80	
						A	+0	0.77	0.30	0.78	0.30
						B		0.77		0.78	
						A	+1	0.95	0.30	0.90	0.30
						B		0.77		0.78	
						A	+2	0.77	0.30	0.78	0.30
						B		0.95		0.90	
						A	+3	0.95	0.30	0.90	0.30
						B		0.95		0.90	
3-bit decoder D3T8P		26	9	# # #	B5	A, B, C	-0 to -7	0.68	0.30	0.62	0.58

HG62S Series

Decoders (Normal)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay					
	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name	Out - put Name	t_{plh} (ns)		t_{phi} (ns)	
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}
2-bit decoder D2T4N		8	1	# #	B5	A	-0	0.48	0.50	0.52	0.76
						B		0.48		0.52	
						A	-1	0.60	0.50	0.70	0.76
						B		0.48		0.52	
						A	-2	0.48	0.50	0.52	0.76
						B		0.60		0.70	
						A	-3	0.60	0.50	0.70	0.76
						B		0.60		0.70	
						A	+0	0.67	0.50	0.68	0.50
						B		0.67		0.68	
						A	+1	0.85	0.50	0.80	0.50
						B		0.67		0.68	
						A	+2	0.67	0.50	0.68	0.50
						B		0.85		0.80	
						A	+3	0.85	0.50	0.80	0.50
						B		0.85		0.80	
3-bit decoder D3T8		14	5	# # #	B5	A, B, C	-0 to -7	0.58	0.50	0.52	1.08

Latches (with Scan Function)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	Delay																									
Function and Macro Name	Equiv. Circuit and Symbol					In-put Name	Out-put Name	t _{plh} (ns)		t _{phl} (ns)																					
								t _{0th}	K _{th}	t _{0hl}	K _{hl}																				
RS latch TLRS0	<table border="1"> <tr><th>SN</th><th>RN</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td colspan="2">Latch</td></tr> </table> 	SN	RN	+Q	-Q	0	0	0	0	0	1	1	0	1	0	0	1	1	1	Latch		9	1	@ @	A3	S	+Q	1.30	0.50	—	0.42
		SN	RN	+Q	-Q																										
		0	0	0	0																										
		0	1	1	0																										
1	0	0	1																												
1	1	Latch																													
R		1.16		1.00																											
S	-Q	1.16	0.50	1.00	0.42																										
R		1.30		—																											
RS latch TLRS3	<table border="1"> <tr><th>S</th><th>R</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> 	S	R	+Q	-Q	0	0	Latch		0	1	0	1	1	0	1	0	1	1	1	1	9	1	# #	A3	S	+Q	1.00	0.50	1.30	0.42
		S	R	+Q	-Q																										
		0	0	Latch																											
		0	1	0	1																										
1	0	1	0																												
1	1	1	1																												
R		—		1.37																											
S	-Q	—	0.50	1.37	0.42																										
R		1.00		1.30																											
2-input RS latch TLR2S20	<table border="1"> <tr><th>SN</th><th>RN</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td colspan="2">Latch</td></tr> </table> 	SN	RN	+Q	-Q	0	0	0	0	0	1	1	0	1	0	0	1	1	1	Latch		10	1	@ @ @ @	A4	S	+Q	1.37	0.50	—	0.42
		SN	RN	+Q	-Q																										
		0	0	0	0																										
		0	1	1	0																										
1	0	0	1																												
1	1	Latch																													
R		1.30		1.05																											
S	-Q	1.30	0.50	1.05	0.42																										
R		1.37		—																											
2-input RS latch TLR2S23	<table border="1"> <tr><th>S</th><th>R</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> 	S	R	+Q	-Q	0	0	Latch		0	1	0	1	1	0	1	0	1	1	1	1	10	1	# #	A4	S	+Q	1.05	0.50	1.37	0.42
		S	R	+Q	-Q																										
		0	0	Latch																											
		0	1	0	1																										
1	0	1	0																												
1	1	1	1																												
R		—		1.51																											
S	-Q	—	0.50	1.51	0.42																										
R		1.05		1.37																											

HG62S Series

Latches (with Scan Function) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	Delay																																			
						In-put Name	Out-put Name	t_{plh} (ns)		t_{phi} (ns)																															
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}																														
D Latch TLD	<table border="1"> <tr><td>G</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>D</td><td>D</td></tr> <tr><td></td><td colspan="2">Latch</td></tr> </table> 	G	+Q	-Q	1	D	D		Latch		6	1	@	C	G	+Q	1.20	0.30	1.20	0.30																					
		G	+Q	-Q																																					
		1	D	D																																					
			Latch																																						
D		1.20		1.20																																					
G	-Q	1.00	0.30	1.05	0.30																																				
D		1.00		1.05																																					
D Latch with CLR TLDC1	<table border="1"> <tr><td>G</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>X: Don't care</p>	G	CL	+Q	-Q	1	0	D	D		0	Latch		X	1	0	1	7	1	@	C	G	+Q	1.30	0.30	1.20	0.30														
		G	CL	+Q	-Q																																				
		1	0	D	D																																				
			0	Latch																																					
		X	1	0	1																																				
		D		1.30		1.20																																			
CL		0.85		0.80																																					
G	-Q	1.00	0.30	1.15	0.30																																				
D		1.00		1.15																																					
CL		0.60		0.70																																					
D Latch with PRE TLDP1	<table border="1"> <tr><td>G</td><td>PR</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table> <p>X: Don't care</p>	G	PR	+Q	-Q	1	0	D	D		0	Latch		X	1	1	0	7	1	@	C	G	+Q	1.20	0.30	1.30	0.30														
		G	PR	+Q	-Q																																				
		1	0	D	D																																				
			0	Latch																																					
		X	1	1	0																																				
		D		1.20		1.30																																			
PR		0.95		1.05																																					
G	-Q	1.10	0.30	1.05	0.30																																				
D		1.10		1.05																																					
PR		0.85		0.80																																					
D Latch with CLR/PRE TLDPC3	<table border="1"> <tr><td>G</td><td>PR</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>X: Don't care</p>	G	PR	CL	+Q	-Q	1	0	0	D	D		0	0	Latch		X	1	0	1	0	X	0	1	0	1	X	1	1	0	1	8	1	@	C	G	+Q	1.40	0.30	1.40	0.30
		G	PR	CL	+Q	-Q																																			
		1	0	0	D	D																																			
			0	0	Latch																																				
		X	1	0	1	0																																			
		X	0	1	0	1																																			
		X	1	1	0	1																																			
		D		1.40		1.40																																			
		PR		1.10		0.95																																			
		CL		0.85		0.80																																			
G	-Q	1.20	0.30	1.25	0.30																																				
D		1.20		1.25																																					
PR		0.75		0.95																																					
CL		0.60		0.70																																					

Latches (with Scan Function) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym-bol No.	Delay						
	Equiv. Circuit and Symbol	Equiv. Gate Count				In-put Name	Out-put Name	t _{plh} (ns)		t _{phi} (ns)		
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}	
4-bit latch TLD4	G	+Q0 +Q1 +Q2 +Q3	21	1	@	B4	G	+Q0- +Q3	1.12	0.30	1.28	0.30
	1	D0 D1 D2 D3										
		Latch										
4-bit latch with CLR TLD4C1	G	CL +Q0 +Q1 +Q2 +Q3	27	1	@	B4	G	+Q0- +Q3	1.12	0.30	1.28	0.30
	1	0 D0 D1 D2 D3										
		0 Latch										
	X	1 0 0 0 0										
	X: Don't care 											

Flip-Flops (with Scan Function)




Function and Macro Name	Macro		LV	Clamp Level when Open	Sym-bol No.	Delay						
	Equiv. Circuit and Symbol	Equiv. Gate Count				In-put Name	Out-put Name	t _{plh} (ns)		t _{phi} (ns)		
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}	
D flip-flop TFD	CK	+Q -Q	8	1	@	C	CK	+Q -Q	1.24	0.30	1.30	0.30
		D D										
		+Q0 -Q0										

HG62S Series

Flip-Flops (with Scan Function) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay																																			
	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name	Out - put Name	t_{plh} (ns)		t_{phl} (ns)																															
								t_{ohl}	K_{lh}	t_{ohl}	K_{hl}																														
D flip-flop with Load TFDL1	<table border="1"> <tr><td>CK</td><td>L</td><td>+Q</td><td>-Q</td></tr> <tr><td></td><td>0</td><td>DC</td><td>$\bar{D}C$</td></tr> <tr><td></td><td>1</td><td>DL</td><td>$\bar{D}L$</td></tr> <tr><td></td><td>X</td><td>+Q0</td><td>-Q0</td></tr> </table> 	CK	L	+Q	-Q		0	DC	$\bar{D}C$		1	DL	$\bar{D}L$		X	+Q0	-Q0	10	1	@	C	CK	+Q	1.24	0.30	1.30	0.30														
		CK	L	+Q	-Q																																				
			0	DC	$\bar{D}C$																																				
			1	DL	$\bar{D}L$																																				
	X	+Q0	-Q0																																						
1	@	-Q	1.10	0.30	1.09	0.30																																			
1	@																																								
2	#																																								
D flip-flop with CLR TFDC1	<table border="1"> <tr><td>CK</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td></td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table> 	CK	CL	+Q	-Q		0	D	D		0	+Q0	-Q0	X	1	0	1	9	1	@	C	CK	+Q	1.34	0.30	1.30	0.30														
		CK	CL	+Q	-Q																																				
			0	D	D																																				
			0	+Q0	-Q0																																				
X	1	0	1																																						
1	@	CL	—	—	0.87	—																																			
2	#	CK	-Q	1.10	0.30	1.19	0.30																																		
2	#		CL	0.67	—	—	—																																		
D flip-flop with PRE TFDP1	<table border="1"> <tr><td>CK</td><td>PR</td><td>+Q</td><td>-Q</td></tr> <tr><td></td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table> 	CK	PR	+Q	-Q		0	D	D		0	+Q0	-Q0	X	1	1	0	9	1	@	C	CK	+Q	1.26	0.30	1.35	0.30														
		CK	PR	+Q	-Q																																				
			0	D	D																																				
			0	+Q0	-Q0																																				
X	1	1	0																																						
1	@	PR	1.02	—	—	—																																			
2	#	CK	-Q	1.15	0.30	1.11	0.30																																		
2	#		PR	—	—	0.87	—																																		
D flip-flop with CLR/PRE TFDPC3	<table border="1"> <tr><td>CK</td><td>PR</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td></td><td>0</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table> 	CK	PR	CL	+Q	-Q		0	0	D	D		0	0	+Q0	-Q0	X	1	0	1	0	X	0	1	0	1	X	1	1	0	1	10	1	@	C	CK	+Q	1.26	0.30	1.35	0.30
		CK	PR	CL	+Q	-Q																																			
			0	0	D	D																																			
			0	0	+Q0	-Q0																																			
		X	1	0	1	0																																			
		X	0	1	0	1																																			
X	1	1	0	1																																					
1	@	CL	0.94	—	0.87	—																																			
2	#	CK	-Q	1.15	0.30	1.11	0.30																																		
2	#		CL	0.67	—	0.79	—																																		
2	#	PR		—	—	1.01	—																																		
2	#				—	—	—																																		

Flip-Flops (with Scan Function) (cont)

Function and Macro Name	Macro					Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay																																																																
	Equiv. Circuit and Symbol	In- put Name	Out- put Name	t _{plh} (ns)						t _{phl} (ns)																																																																
				t _{o1h}	K _{1h}					t _{o1l}	K _{1l}																																																															
JK flip-flop TFJ	<table border="1"> <tr><th>CK</th><th>J</th><th>K</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>↗</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>↗</td><td>0</td><td>1</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>↗</td><td>1</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td>↘</td><td>X</td><td>X</td><td>+Q0</td><td>-Q0</td></tr> </table> 	CK	J	K	+Q	-Q	↗	0	0	0	1	↗	1	1	1	0	↗	0	1	+Q0	-Q0	↗	1	0	-Q0	+Q0	↘	X	X	+Q0	-Q0	11	2 1 1	@ @ #	C	CK	+Q	1.96	0.30	1.72	0.30																																	
	CK	J	K	+Q	-Q																																																																					
	↗	0	0	0	1																																																																					
	↗	1	1	1	0																																																																					
	↗	0	1	+Q0	-Q0																																																																					
	↗	1	0	-Q0	+Q0																																																																					
↘	X	X	+Q0	-Q0																																																																						
-Q	1.96	0.30	1.72	0.30																																																																						
JK flip-flop with CLR TFJC1	<table border="1"> <tr><th>CK</th><th>J</th><th>K</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>↗</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>↗</td><td>0</td><td>1</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>↗</td><td>1</td><td>0</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td>↘</td><td>X</td><td>X</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table> 	CK	J	K	CL	+Q	-Q	↗	0	0	0	0	1	↗	1	1	0	1	0	↗	0	1	0	+Q0	-Q0	↗	1	0	0	-Q0	+Q0	↘	X	X	0	+Q0	-Q0	X	X	X	1	0	1	14	2 1 1 1	@ @ # #	C	CK	+Q	2.16	0.30	1.92	0.30																					
	CK	J	K	CL	+Q	-Q																																																																				
	↗	0	0	0	0	1																																																																				
	↗	1	1	0	1	0																																																																				
	↗	0	1	0	+Q0	-Q0																																																																				
	↗	1	0	0	-Q0	+Q0																																																																				
↘	X	X	0	+Q0	-Q0																																																																					
X	X	X	1	0	1																																																																					
CL	-	-	-	1.72	-																																																																					
CK	-Q	2.00	0.30	1.94	0.30																																																																					
CL	-	2.08	-	-	-																																																																					
JK flip-flop with PRE/CLR TFJPC1	<table border="1"> <tr><th>CK</th><th>J</th><th>K</th><th>PR</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>↗</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>↗</td><td>0</td><td>1</td><td>1</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>↗</td><td>1</td><td>0</td><td>1</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td>↘</td><td>X</td><td>X</td><td>1</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> </table> 	CK	J	K	PR	CL	+Q	-Q	↗	0	0	1	0	0	1	↗	1	1	1	0	1	0	↗	0	1	1	0	+Q0	-Q0	↗	1	0	1	0	-Q0	+Q0	↘	X	X	1	0	+Q0	-Q0	X	X	X	0	0	1	0	X	X	X	1	1	0	1	X	X	X	0	1	1	1	15	2 1 1 2 1	@ @ # @ #	C	CK	+Q	1.94	0.30	2.10	0.30
	CK	J	K	PR	CL	+Q	-Q																																																																			
	↗	0	0	1	0	0	1																																																																			
	↗	1	1	1	0	1	0																																																																			
	↗	0	1	1	0	+Q0	-Q0																																																																			
	↗	1	0	1	0	-Q0	+Q0																																																																			
↘	X	X	1	0	+Q0	-Q0																																																																				
X	X	X	0	0	1	0																																																																				
X	X	X	1	1	0	1																																																																				
X	X	X	0	1	1	1																																																																				
PR	-	1.32	-	1.30	-																																																																					
CL	-	-	-	2.10	-																																																																					
CK	-Q	2.01	0.30	2.16	0.30																																																																					
PR	-	-	-	2.06	-																																																																					
CL	-	1.72	-	1.34	-																																																																					

HG62S Series

Flip-Flops (with Scan Function) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay																																			
	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name	Out - put Name	t_{plh} (ns)		t_{phi} (ns)																															
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}																														
T flip-flop with CLR TFTC1	<table border="1"> <tr><th>CK</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td></td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td></td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table>	CK	CL	+Q	-Q		0	-Q0	+Q0		0	+Q0	-Q0	X	1	0	1	10	1	@	C	CK	+Q	2.01	0.30	1.30	0.30														
		CK	CL	+Q	-Q																																				
			0	-Q0	+Q0																																				
			0	+Q0	-Q0																																				
X	1	0	1																																						
CL		—						0.87																																	
CK	-Q	1.10	0.30	1.19	0.30																																				
CL		1.72		—																																					
T flip-flop with PRE TFTP1	<table border="1"> <tr><th>CK</th><th>PR</th><th>+Q</th><th>-Q</th></tr> <tr><td></td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td></td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table>	CK	PR	+Q	-Q		0	-Q0	+Q0		0	+Q0	-Q0	X	1	1	0	10	1	@	C	CK	+Q	1.26	0.30	1.35	0.30														
		CK	PR	+Q	-Q																																				
			0	-Q0	+Q0																																				
			0	+Q0	-Q0																																				
X	1	1	0																																						
PR		1.02						—																																	
CK	-Q	1.15	0.30	1.11	0.30																																				
PR		—		0.87																																					
T flip-flop with PRE/CLR TFTPC3	<table border="1"> <tr><th>CK</th><th>PR</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td></td><td>0</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td></td><td>0</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table>	CK	PR	CL	+Q	-Q		0	0	-Q0	+Q0		0	0	+Q0	-Q0	X	1	0	1	0	X	0	1	0	1	X	1	1	0	1	11	1	@	C	CK	+Q	1.36	0.30	1.45	0.30
		CK	PR	CL	+Q	-Q																																			
			0	0	-Q0	+Q0																																			
			0	0	+Q0	-Q0																																			
		X	1	0	1	0																																			
		X	0	1	0	1																																			
X	1	1	0	1																																					
PR		1.26						—																																	
CL		1.04		0.97																																					
CK	-Q	1.25	0.30	1.21	0.30																																				
PR		—		1.11																																					
CL		0.77		0.89																																					
4-bit D flip-flop TFD4	<table border="1"> <tr><th>CK</th><th>+Q0</th><th>+Q1</th><th>+Q2</th><th>+Q3</th></tr> <tr><td></td><td>D0</td><td>D1</td><td>D2</td><td>D3</td></tr> <tr><td></td><td>+Q00</td><td>+Q10</td><td>+Q20</td><td>+Q30</td></tr> </table>	CK	+Q0	+Q1	+Q2	+Q3		D0	D1	D2	D3		+Q00	+Q10	+Q20	+Q30	29	1	@	B4	CK	+Q0- +Q3	1.40	0.30	1.85	0.30															
		CK	+Q0	+Q1	+Q2	+Q3																																			
			D0	D1	D2	D3																																			
			+Q00	+Q10	+Q20	+Q30																																			
		1	@																																						
1	@																																								
1	@																																								
1	@																																								

Flip-Flops (with Scan Function) (cont)

Function and Macro Name	Macro						Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay					
	Equiv. Circuit and Symbol										In- put Name	Out- put Name	t _{plh} (ns)		t _{phl} (ns)	
													t _{olh}	K _{lh}	t _{ohl}	K _{hl}
4-bit D flip-flop with CLR TFD4C1	CK	CL	+Q0	+Q1	+Q2	+Q3	34	1	@	B4	CK	+Q0- +Q3	1.60	0.30	1.85	0.30
		0	D0	D1	D2	D3							—	—	1.60	—
		0	+Q00	+Q10	+Q20	+Q30							—	—	—	—
		X	1	0	0	0							—	—	—	—
													1	#	—	—

Shift Registers (with Scan Function)





Function and Macro Name	Macro					Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay						
	Equiv. Circuit and Symbol									In- put Name	Out- put Name	t _{plh} (ns)		t _{phl} (ns)		
												t _{olh}	K _{lh}	t _{ohl}	K _{hl}	
2-bit shift register TZSR	CK	+A	+B			13	1	@	B	CK	+A	1.16	0.30	1.33	0.30	
		D	+A0									+B	1.16	0.30	1.33	0.30
		+A0	+B0													
2-bit shift register with CLR TZSRC1	CK	CLA	CLB	+A	+B	16	1	@	C	CK	+A	1.26	0.30	1.43	0.30	
		0	0	D	+A0							—	—	1.35	—	
		0	0	+A0	+B0							—	—	—	—	
		X	1	X	0							X	—	—	—	—
		X	X	1	X							0	—	—	—	—

HG62S Series

Shift Registers (with Scan Function) (cont)

Function and Macro Name	Macro							Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	Delay									
	Equiv. Circuit and Symbol											In-put Name	Out-put Name	t _{plh} (ns)		t _{phi} (ns)					
	t _{olh}	K _{lh}	t _{ohl}	K _{hl}																	
2-bit shift register with CLR/PRE TZSRCP3	CK	CLA	CLB	PRA	PRB	+A	+B	18	1	@	B4	CK	+A	1.46	0.30	1.63	0.30				
		0	0	0	0	D	+A0		1	@				0.75		1.55					
		0	0	0	0	+A0	+B0		2	#				0.82		—					
	X	1	X	X	X	0	X		2	#		CK	+B	1.46	0.30	1.63	0.30				
	X	X	1	X	X	X	0		2	#				0.75		1.55					
	X	X	X	1	X	1	X		2	#				0.82		—					
	X	X	X	X	1	X	1		X												
	X	1	X	1	X	0	X														
	X	X	1	X	1	X	0														
4-bit shift register TZSR4	CK	+A	+B	+C	+D			29	1	@	C	CK	+A	1.38	0.30	1.55	0.30				
		D	+A0	+B0	+C0	+D0			1	@				+B	1.38	0.30	1.55	0.30			
		+A0	+B0	+C0	+D0									+C	1.38	0.30	1.55	0.30			
4-bit shift register with CLR TZSR4C1	CK	CLA	CLB	CLC	CLD	+A	+B	+C	+D	37	1	@	B4	CK	+A	1.58	0.30	1.75	0.30		
		0	0	0	0	D	+A0	+B0	+C0		+D0	1				@	—		1.35		
		0	0	0	0	+A0	+B0	+C0	+D0		2	#		CK	+B	1.58	0.30	1.75	0.30		
	X	1	X	X	X	0	X	X	X		2	#				—		1.35			
	X	X	1	X	X	X	0	X	X		2	#		CK	+C	1.58	0.30	1.75	0.30		
	X	X	X	1	X	X	X	0	X		2	#				—		1.35			
	X	X	X	X	1	X	X	X	0					CK	+D	1.58	0.30	1.75	0.30		
	X	X	X	X	X	1	X	X	0							—		1.35			

Power Latches

Function and Macro Name	Macro		Clamp Level when Open	Sym- bol No.	Delay																										
	Equiv. Circuit and Symbol	Equiv. Gate Count			LV	In- put Name	Out- put Name	t_{plh} (ns)		t_{phi} (ns)																					
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}																				
RS latch LRS0H	<table border="1"> <tr><th>SN</th><th>RN</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td colspan="2">Latch</td></tr> </table> 	SN	RN	+Q	-Q	0	0	0	0	0	1	1	0	1	0	0	1	1	1	Latch		4	1	@ @	A3	S R	+Q	0.75 0.61	0.30	— 0.45	0.30
SN	RN	+Q	-Q																												
0	0	0	0																												
0	1	1	0																												
1	0	0	1																												
1	1	Latch																													
						S R	-Q	0.61 0.75	0.30	0.45 —	0.30																				
RS latch LRS3H	<table border="1"> <tr><th>S</th><th>R</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> 	S	R	+Q	-Q	0	0	Latch		0	1	0	1	1	0	1	0	1	1	1	1	4	1	# #	A3	S R	+Q	0.45 —	0.30	0.75 0.82	0.30
S	R	+Q	-Q																												
0	0	Latch																													
0	1	0	1																												
1	0	1	0																												
1	1	1	1																												
						S R	-Q	— 0.45	0.30	0.82 0.75	0.30																				
2-input RS latch LR2S20H	<table border="1"> <tr><th>SN</th><th>RN</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td colspan="2">Latch</td></tr> </table> 	SN	RN	+Q	-Q	0	0	0	0	0	1	1	0	1	0	0	1	1	1	Latch		5	1	@ @ @	A4	S R	+Q	0.82 0.75	0.30	— 0.50	0.30
SN	RN	+Q	-Q																												
0	0	0	0																												
0	1	1	0																												
1	0	0	1																												
1	1	Latch																													
						S R	-Q	0.75 0.82	0.30	0.50 —	0.30																				
2-input RS latch LR2S23H	<table border="1"> <tr><th>S</th><th>R</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> 	S	R	+Q	-Q	0	0	Latch		0	1	0	1	1	0	1	0	1	1	1	1	5	1	# # #	A4	S R	+Q	0.50 —	0.30	0.82 0.96	0.30
S	R	+Q	-Q																												
0	0	Latch																													
0	1	0	1																												
1	0	1	0																												
1	1	1	1																												
						S R	-Q	— 0.50	0.30	0.96 0.82	0.30																				

HG62S Series

Power Latches (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay																																							
						In- put Name	Out- put Name	t _{plh} (ns)		t _{phl} (ns)																																			
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}																																		
D Latch LDH	<table border="1"> <tr><td>G</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>D</td><td>D</td></tr> <tr><td></td><td>Latch</td><td></td></tr> </table> <table border="1"> <tr><td>LDH</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> </table>	G	+Q	-Q	1	D	D		Latch		LDH	G +Q	D -Q	5	2 1	@ @	C	G	+Q	0.80	0.30	0.80	0.30																						
		G	+Q	-Q																																									
		1	D	D																																									
			Latch																																										
LDH																																													
G +Q																																													
D -Q																																													
D		0.80		0.80																																									
G	-Q	0.95	0.30	1.00	0.30																																								
D		0.95		1.00																																									
D Latch with CLR LDC1H	<table border="1"> <tr><td>G</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>Latch</td><td></td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>X: Don't care</p> <table border="1"> <tr><td>LDC1H</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> <tr><td>CL</td></tr> </table>	G	CL	+Q	-Q	1	0	D	D		0	Latch		X	1	0	1	LDC1H	G +Q	D -Q	CL	6	2 1 1	@ @ #	C	G	+Q	1.25	0.30	1.15	0.30														
		G	CL	+Q	-Q																																								
		1	0	D	D																																								
			0	Latch																																									
		X	1	0	1																																								
		LDC1H																																											
G +Q																																													
D -Q																																													
CL																																													
D		1.25		1.15																																									
CL		0.80		0.75																																									
G	-Q	0.95	0.30	1.10	0.30																																								
D		0.95		1.10																																									
CL		0.55		0.65																																									
D Latch with PRE LDP1H	<table border="1"> <tr><td>G</td><td>PR</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>Latch</td><td></td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table> <p>X: Don't care</p> <table border="1"> <tr><td>LDP1H</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> <tr><td>PR</td></tr> </table>	G	PR	+Q	-Q	1	0	D	D		0	Latch		X	1	1	0	LDP1H	G +Q	D -Q	PR	6	2 1 1	@ @ #	C	G	+Q	0.80	0.30	0.90	0.30														
		G	PR	+Q	-Q																																								
		1	0	D	D																																								
			0	Latch																																									
		X	1	1	0																																								
		LDP1H																																											
G +Q																																													
D -Q																																													
PR																																													
D		0.80		0.90																																									
PR		0.55		0.65																																									
G	-Q	1.05	0.30	1.00	0.30																																								
D		1.05		1.00																																									
PR		0.80		0.75																																									
D Latch with CLR/PRE LDPC3H	<table border="1"> <tr><td>G</td><td>PR</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>0</td><td>Latch</td><td></td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>X: Don't care</p> <table border="1"> <tr><td>LDPC3H</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> <tr><td>PR CL</td></tr> </table>	G	PR	CL	+Q	-Q	1	0	0	D	D		0	0	Latch		X	1	0	1	0	X	0	1	0	1	X	1	1	0	1	LDPC3H	G +Q	D -Q	PR CL	7	2 1 1 1	@ @ # #	C	G	+Q	1.35	0.30	1.35	0.30
		G	PR	CL	+Q	-Q																																							
		1	0	0	D	D																																							
			0	0	Latch																																								
		X	1	0	1	0																																							
		X	0	1	0	1																																							
		X	1	1	0	1																																							
		LDPC3H																																											
		G +Q																																											
		D -Q																																											
PR CL																																													
D		1.35		1.35																																									
PR		1.05		0.90																																									
CL		0.80		0.75																																									
G	-Q	1.15	0.30	1.20	0.30																																								
D		1.15		1.20																																									
PR		0.70		0.90																																									
CL		0.55		0.65																																									

Power Latches (cont)

Function and Macro Name	Macro		Equiv. Gate Count	LV	Clamp Level when Open	Symbol No.	Delay																												
	Equiv. Circuit and Symbol	In - put Name					Out - put Name	t _{plh} (ns)		t _{phi} (ns)																									
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}																								
4-bit latch LD4H	<table border="1"> <tr> <td>G</td> <td>+Q0</td> <td>+Q1</td> <td>+Q2</td> <td>+Q3</td> </tr> <tr> <td>1</td> <td>D0</td> <td>D1</td> <td>D2</td> <td>D3</td> </tr> <tr> <td colspan="5">Latch</td> </tr> </table>	G	+Q0	+Q1	+Q2	+Q3	1	D0	D1	D2	D3	Latch					14	1	@	B4	G	+Q0- +Q3	0.92	0.30	1.03	0.30									
		G	+Q0	+Q1	+Q2	+Q3																													
		1	D0	D1	D2	D3																													
		Latch																																	
		D0- D3	0.82		0.82																														
4-bit latch with CLR LD4C1H	<table border="1"> <tr> <td>G</td> <td>CL</td> <td>+Q0</td> <td>+Q1</td> <td>+Q2</td> <td>+Q3</td> </tr> <tr> <td>1</td> <td>0</td> <td>D0</td> <td>D1</td> <td>D2</td> <td>D3</td> </tr> <tr> <td colspan="6">Latch</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p>X: Don't care</p>	G	CL	+Q0	+Q1	+Q2	+Q3	1	0	D0	D1	D2	D3	Latch						X	1	0	0	0	0	15	1	@	B4	G	+Q0- +Q3	0.92	0.30	1.03	0.30
		G	CL	+Q0	+Q1	+Q2	+Q3																												
		1	0	D0	D1	D2	D3																												
		Latch																																	
		X	1	0	0	0	0																												
D0- D3	0.92		0.82																																
CL	0.80		0.80																																

Power Flip-Flops

Function and Macro Name	Macro		Equiv. Gate Count	LV	Clamp Level when Open	Symbol No.	Delay													
	Equiv. Circuit and Symbol	In - put Name					Out - put Name	t _{plh} (ns)		t _{phi} (ns)										
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}									
D flip-flop FDH	<table border="1"> <tr> <td>CK</td> <td>+Q</td> <td>-Q</td> </tr> <tr> <td>↗</td> <td>D</td> <td>D</td> </tr> <tr> <td>↘</td> <td>+Q0</td> <td>-Q0</td> </tr> </table>	CK	+Q	-Q	↗	D	D	↘	+Q0	-Q0	7	1	@	C	CK	+Q	0.84	0.30	0.90	0.30
		CK	+Q	-Q																
		↗	D	D																
↘	+Q0	-Q0																		
-Q	1.05	0.30	1.04	0.30																

HG62S Series

Power Flip-Flops (cont)

Function and Macro Name	Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	Delay																																		
	Equiv. Circuit and Symbol	In-put Name					Out-put Name	t _{ph} (ns)		t _{pl} (ns)																															
								t _{olh}	K _{ih}	t _{ohl}	K _{hl}																														
D flip-flop with load FDL1H	<table border="1"> <tr><th>CK</th><th>L</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>DC</td><td>DC</td></tr> <tr><td>↘</td><td>1</td><td>DL</td><td>DL</td></tr> <tr><td>↙</td><td>X</td><td>+Q0</td><td>-Q0</td></tr> </table>	CK	L	+Q	-Q	↗	0	DC	DC	↘	1	DL	DL	↙	X	+Q0	-Q0	9	1 1 1 2	@ @ @ #	C	CK	+Q	0.84	0.30	0.90	0.30														
		CK	L	+Q	-Q																																				
		↗	0	DC	DC																																				
		↘	1	DL	DL																																				
↙	X	+Q0	-Q0																																						
-Q	1.05	0.30	1.04	0.30																																					
D flip-flop with CLR FDC1H	<table border="1"> <tr><th>CK</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>D</td><td>D</td></tr> <tr><td>↘</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table>	CK	CL	+Q	-Q	↗	0	D	D	↘	0	+Q0	-Q0	X	1	0	1	8	1 1 2	@ @ #	C	CK	+Q	0.84	0.30	0.90	0.30														
		CK	CL	+Q	-Q																																				
		↗	0	D	D																																				
		↘	0	+Q0	-Q0																																				
X	1	0	1																																						
CL	—		1.06																																						
CK	-Q	1.05	0.30	1.14	0.30																																				
	CL	0.62		—																																					
D flip-flop with PRE FDP1H	<table border="1"> <tr><th>CK</th><th>PR</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>D</td><td>D</td></tr> <tr><td>↘</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table>	CK	PR	+Q	-Q	↗	0	D	D	↘	0	+Q0	-Q0	X	1	1	0	8	1 1 2	@ @ #	C	CK	+Q	0.86	0.30	0.94	0.30														
		CK	PR	+Q	-Q																																				
		↗	0	D	D																																				
		↘	0	+Q0	-Q0																																				
X	1	1	0																																						
PR	0.62		—																																						
CK	-Q	1.10	0.30	1.06	0.30																																				
	PR	—		0.82																																					
D flip-flop with CLR/PRE FDPC3H	<table border="1"> <tr><th>CK</th><th>PR</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>0</td><td>D</td><td>D</td></tr> <tr><td>↘</td><td>0</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	CK	PR	CL	+Q	-Q	↗	0	0	D	D	↘	0	0	+Q0	-Q0	X	1	0	1	0	X	0	1	0	1	X	1	1	1	1	9	1 1 2 2	@ @ # #	C	CK	+Q	0.86	0.30	0.94	0.30
		CK	PR	CL	+Q	-Q																																			
		↗	0	0	D	D																																			
		↘	0	0	+Q0	-Q0																																			
		X	1	0	1	0																																			
		X	0	1	0	1																																			
X	1	1	1	1																																					
CL	—		0.96																																						
PR		0.62		0.70																																					
	CK	-Q	1.10	0.30	1.06	0.30																																			
CL		0.62		0.74																																					
PR	—		0.82																																						

Power Flip-Flops (cont)

Function and Macro Name	Macro					Equiv. Gate Count	LV	Clamp Level when Open	Symbol No.	Delay																															
	Equiv. Circuit and Symbol									In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)																											
												t _{olh}	K _{lh}	t _{ohl}	K _{hl}																										
JK flip-flop FJH	CK	J	K	+Q	-Q	10	2	@	C	CK	+Q	1.16	0.30	0.92	0.30																										
		0	0	0	1		1	@								-	-	-	-	-	-	-																			
		1	1	1	0		1	#															-	-	-	-	-	-													
		0	1	+Q0	-Q0		1	#																					-	-	-	-	-	-							
		1	0	-Q0	+Q0		1	#																											-	-	-	-	-	-	
		X	X	+Q0	-Q0		1	#																																	-
JK flip-flop with CLR FJC1H	CK	J	K	CL	+Q	-Q	13	2	@	C	CK	+Q	1.36	0.30	1.12	0.30																									
		0	0	0	0	1		1	@								-	-	-	-	-	-																			
		1	1	0	1	0		1	#														-	-	-	-	-	-													
		0	1	0	+Q0	-Q0		1	#																				-	-	-	-	-	-							
		1	0	0	-Q0	+Q0		1	#																										-	-	-	-	-	-	
		X	X	0	+Q0	-Q0		1	#																																-
	X	X	X	1	0	1	#	-	-	-	-	-	-																												
JK flip-flop with PRE/CLR FJPC1H	CK	J	K	PR	CL	+Q	-Q							14	2	@	C	CK	+Q	1.36	0.30	1.21	0.30																		
		0	0	1	0	0	1								1	@								-	-	-	-	-	-												
		1	1	1	0	1	0								1	#														-	-	-	-	-	-						
		0	1	1	0	+Q0	-Q0								1	#																				-	-	-	-	-	-
		1	0	1	0	-Q0	+Q0	1	#	-	-	-	-		-	-																									
		X	X	1	0	+Q0	-Q0	1	#																																
	X	X	X	0	0	1	0	#	-					-			-	-	-	-																					
	X	X	X	1	1	0	1	#													-	-	-	-	-	-															
	X	X	X	0	1	0	0	#																			-	-	-	-	-	-									

HG62S Series

Power Flip-Flops (cont)

Function and Macro Name	Macro			Equiv. Gate Count	LV	Clamp Level when Open	Symbol No.	Delay																																		
	Equiv. Circuit and Symbol	Input Name	Output Name					t _{plh} (ns)		t _{phl} (ns)																																
								t _{oih}	K _{ih}	t _{ohl}	K _{hl}																															
T flip-flop with CLR FTC1H	<table border="1"> <tr><th>CK</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td></td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td></td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table>	CK	CL	+Q	-Q		0	-Q0	+Q0		0	+Q0	-Q0	X	1	0	1		9	1	@	C	CK	+Q	0.84	0.30	0.90	0.30														
	CK	CL	+Q	-Q																																						
		0	-Q0	+Q0																																						
		0	+Q0	-Q0																																						
X	1	0	1																																							
		2	#			CL		—		1.06																																
						CK	-Q	1.05	0.30	1.14	0.30																															
						CL		0.62		—																																
T flip-flop with PRE FTP1H	<table border="1"> <tr><th>CK</th><th>PR</th><th>+Q</th><th>-Q</th></tr> <tr><td></td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td></td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table>	CK	PR	+Q	-Q		0	-Q0	+Q0		0	+Q0	-Q0	X	1	1	0		9	1	@	C	CK	+Q	0.86	0.30	0.94	0.30														
	CK	PR	+Q	-Q																																						
		0	-Q0	+Q0																																						
		0	+Q0	-Q0																																						
X	1	1	0																																							
		2	#			PR		0.62		—																																
						CK	-Q	1.10	0.30	1.06	0.30																															
						PR		—		0.82																																
T flip-flop with PRE/CLR FTPC3H	<table border="1"> <tr><th>CK</th><th>PR</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td></td><td>0</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td></td><td>0</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	CK	PR	CL	+Q	-Q		0	0	-Q0	+Q0		0	0	+Q0	-Q0	X	1	0	1	0	X	0	1	0	1	X	1	1	1	1		10	1	@	C	CK	+Q	0.86	0.30	0.94	0.30
	CK	PR	CL	+Q	-Q																																					
		0	0	-Q0	+Q0																																					
		0	0	+Q0	-Q0																																					
	X	1	0	1	0																																					
	X	0	1	0	1																																					
X	1	1	1	1																																						
		2	#			PR		0.62		0.70																																
		2	#			CL		—		0.96																																
						CK	-Q	1.20	0.30	1.16	0.30																															
						PR		—		0.92																																
						CL		0.72		0.84																																
4-bit D flip-flop FD4H	<table border="1"> <tr><th>CK</th><th>+Q0</th><th>+Q1</th><th>+Q2</th><th>+Q3</th></tr> <tr><td></td><td>D0</td><td>D1</td><td>D2</td><td>D3</td></tr> <tr><td></td><td>+Q00</td><td>+Q10</td><td>+Q20</td><td>+Q30</td></tr> </table>	CK	+Q0	+Q1	+Q2	+Q3		D0	D1	D2	D3		+Q00	+Q10	+Q20	+Q30		22	1	@	B4	CK	+Q0- +Q3	1.20	0.30	1.60	0.30															
	CK	+Q0	+Q1	+Q2	+Q3																																					
		D0	D1	D2	D3																																					
		+Q00	+Q10	+Q20	+Q30																																					
			1	@																																						
		1	@																																							
		1	@																																							
		1	@																																							

Power Flip-Flops (cont)

Function and Macro Name	Macro					Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay						
	Equiv. Circuit and Symbol									In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)		
												t _{olh}	K _{lh}	t _{ohl}	K _{hl}	
4-bit D flip-flop with CLR FD4C1H	CK	CL	+Q0	+Q1	+Q2	+Q3	26	1	@	B4	CK	+Q0	1.40	0.30	1.60	0.30
		0	D0	D1	D2	D3		1	@		CL	+Q3	—		1.35	
		0	+Q00	+Q10	+Q20	+Q30		1	@							
	X	1	0	0	0	0		1	@							
							1	#								

Power Shift Registers





Function and Macro Name	Macro					Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay					
	Equiv. Circuit and Symbol									In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)	
												t _{olh}	K _{lh}	t _{ohl}	K _{hl}
2-bit shift register ZSRH	CK	+A	+B			11	1	@	B1	CK	+A	0.96	0.30	1.08	0.30
		D	+A0				1	@			+B	0.96	0.30	1.08	0.30
2-bit shift register with CLR ZSRC1H	CK	CLA	CLB	+A	+B	13	1	@	C	CK	+A	1.06	0.30	1.18	0.30
		0	0	D	+A0		1	@		CLA		—		1.10	
		0	0	+A0	+B0		2	#		CK	+B	1.06	0.30	1.18	0.30
	X	1	X	0	X		2	#		CLB		—		1.10	
	X	X	1	X	0										

HG62S Series

Power Shift Registers (cont)

Function and Macro Name	Macro							Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay										
	Equiv. Circuit and Symbol											t _{plh} (ns)		t _{pnl} (ns)								
	CK	CLA	CLB	PRA	PRB	+A	+B					t _{olh}	K _{lh}	t _{ohl}	K _{hl}							
2-bit shift register with CLR/PRE ZSRCP3H	CK	CLA	CLB	PRA	PRB	+A	+B	15	1	@	B4	CK	+A	1.26	0.30	1.38	0.30					
	↗	0	0	0	0	D	+A0							—	—	1.30	—					
	↘	0	0	0	0	+A0	+B0							0.62	—	0.70	—					
	X	1	X	X	X	0	X					2	2	#	#	CK	+B	1.26	0.30	1.38	0.30	
	X	X	1	X	X	X	0											—	—	1.30	—	
	X	X	X	1	X	1	X											0.62	—	0.70	—	
	X	X	X	X	1	X	1											—	—	—	—	
	X	1	X	1	X	1	X											—	—	—	—	
	X	X	1	X	1	X	1											—	—	—	—	
	X	X	1	X	1	X	1											—	—	—	—	
4-bit shift register ZSR4H	CK	+A	+B	+C	+D			20	1	@	C	CK	+A	1.18	0.30	1.30	0.30					
	↗	D	+A0	+B0	+C0									+B	1.18	0.30	1.30	0.30				
	↘	+A0	+B0	+C0	+D0									+C	1.18	0.30	1.30	0.30				
4-bit shift register with CLR ZSR4C1H	CK	CLA	CLB	CLC	CLD	+A	+B	+C	+D	24	1	@	B4	CK	+A	1.38	0.30	1.50	0.30			
	↗	0	0	0	0	D	+A0	+B0	+C0							—	—	1.10	—			
	↘	0	0	0	0	+A0	+B0	+C0	+D0							—	—	—	—			
	X	1	X	X	X	0	X	X	X					2	2	#	CK	+B	1.38	0.30	1.50	0.30
	X	X	1	X	X	X	0	X	X										—	—	1.10	—
	X	X	X	1	X	X	X	0	X										1.38	0.30	1.50	0.30
	X	X	X	1	X	X	X	0	X										—	—	1.10	—
	X	X	X	X	1	X	X	X	0										1.38	0.30	1.50	0.30
	X	X	X	X	1	X	X	X	0										—	—	1.10	—
	X	X	X	X	1	X	X	X	0										—	—	—	—

Latches (Normal)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay																									
						In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)																					
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}																				
RS latch LRS0	<table border="1"> <tr><th>SN</th><th>RN</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td colspan="2">Latch</td></tr> </table> 	SN	RN	+Q	-Q	0	0	0	0	0	1	1	0	1	0	0	1	1	1	Latch		3	1	@ @	A3	S	+Q	0.65	0.50	—	0.50
		SN	RN	+Q	-Q																										
		0	0	0	0																										
		0	1	1	0																										
1	0	0	1																												
1	1	Latch																													
R		0.51		0.35																											
S	-Q	0.51	0.50	0.35	0.50																										
R		0.65		—																											
RS latch LRS3	<table border="1"> <tr><th>S</th><th>R</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> 	S	R	+Q	-Q	0	0	Latch		0	1	0	1	1	0	1	0	1	1	1	1	3	1	# #	A3	S	+Q	0.35	0.50	0.65	0.50
		S	R	+Q	-Q																										
		0	0	Latch																											
		0	1	0	1																										
1	0	1	0																												
1	1	1	1																												
R		—		0.72																											
S	-Q	—	0.50	0.72	0.50																										
R		0.35		0.65																											
2-input RS latch LR2S20	<table border="1"> <tr><th>SN</th><th>RN</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td colspan="2">Latch</td></tr> </table> 	SN	RN	+Q	-Q	0	0	0	0	0	1	1	0	1	0	0	1	1	1	Latch		4	1	@ @ @ @	A4	S	+Q	0.72	0.50	—	0.50
		SN	RN	+Q	-Q																										
		0	0	0	0																										
		0	1	1	0																										
1	0	0	1																												
1	1	Latch																													
R		0.65		0.40																											
S	-Q	0.65	0.50	0.40	0.50																										
R		0.72		—																											
2-input RS latch LR2S23	<table border="1"> <tr><th>S</th><th>R</th><th>+Q</th><th>-Q</th></tr> <tr><td>0</td><td>0</td><td colspan="2">Latch</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> 	S	R	+Q	-Q	0	0	Latch		0	1	0	1	1	0	1	0	1	1	1	1	4	1	# # # #	A4	S	+Q	0.40	0.50	0.72	0.50
		S	R	+Q	-Q																										
		0	0	Latch																											
		0	1	0	1																										
1	0	1	0																												
1	1	1	1																												
R		—		0.86																											
S	-Q	—	0.50	0.86	0.50																										
R		0.40		0.72																											

HG62S Series

Latches (Normal) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay																																							
						In- put Name	Out- put Name	t_{plh} (ns)		t_{phl} (ns)																																			
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}																																		
D Latch LD	<table border="1"> <tr><td>G</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>D</td><td>D</td></tr> <tr><td></td><td>Latch</td><td></td></tr> </table> <table border="1"> <tr><td>LD</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> </table>	G	+Q	-Q	1	D	D		Latch		LD	G +Q	D -Q	4	2 1	@ @	C	G	+Q	0.70	0.50	0.70	0.50																						
		G	+Q	-Q																																									
		1	D	D																																									
			Latch																																										
LD																																													
G +Q																																													
D -Q																																													
D		0.70		0.70																																									
G	-Q	0.85	0.50	0.90	0.50																																								
D		0.85		0.90																																									
D Latch with CLR LDC1	<table border="1"> <tr><td>G</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>Latch</td><td></td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>X: Don't care</p> <table border="1"> <tr><td>LDC1</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> <tr><td>CL</td></tr> </table>	G	CL	+Q	-Q	1	0	D	D		0	Latch		X	1	0	1	LDC1	G +Q	D -Q	CL	5	2 1 1	@ @ #	C	G	+Q	1.15	0.50	1.05	0.50														
		G	CL	+Q	-Q																																								
		1	0	D	D																																								
			0	Latch																																									
		X	1	0	1																																								
		LDC1																																											
		G +Q																																											
		D -Q																																											
CL																																													
D		1.15		1.05																																									
CL		0.70		0.65																																									
G	-Q	0.85	0.50	1.00	0.50																																								
D		0.85		1.00																																									
CL		0.45		0.55																																									
D Latch with PRE LDP1	<table border="1"> <tr><td>G</td><td>PR</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>Latch</td><td></td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table> <p>X: Don't care</p> <table border="1"> <tr><td>LDP1</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> <tr><td>PR</td></tr> </table>	G	PR	+Q	-Q	1	0	D	D		0	Latch		X	1	1	0	LDP1	G +Q	D -Q	PR	5	2 1 1	@ @ #	C	G	+Q	0.70	0.50	0.80	0.50														
		G	PR	+Q	-Q																																								
		1	0	D	D																																								
			0	Latch																																									
		X	1	1	0																																								
		LDP1																																											
		G +Q																																											
		D -Q																																											
PR																																													
D		0.70		0.80																																									
PR		0.45		0.55																																									
G	-Q	0.95	0.50	0.90	0.50																																								
D		0.95		0.90																																									
PR		0.70		0.65																																									
D Latch with CLR/PRE LDPC3	<table border="1"> <tr><td>G</td><td>PR</td><td>CL</td><td>+Q</td><td>-Q</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>D</td><td>D</td></tr> <tr><td></td><td>0</td><td>0</td><td>Latch</td><td></td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>X: Don't care</p> <table border="1"> <tr><td>LDPC3</td></tr> <tr><td>G +Q</td></tr> <tr><td>D -Q</td></tr> <tr><td>PR CL</td></tr> </table>	G	PR	CL	+Q	-Q	1	0	0	D	D		0	0	Latch		X	1	0	1	0	X	0	1	0	1	X	1	1	0	1	LDPC3	G +Q	D -Q	PR CL	6	2 1 1 1	@ @ # #	C	G	+Q	1.25	0.50	1.25	0.50
		G	PR	CL	+Q	-Q																																							
		1	0	0	D	D																																							
			0	0	Latch																																								
		X	1	0	1	0																																							
		X	0	1	0	1																																							
		X	1	1	0	1																																							
		LDPC3																																											
		G +Q																																											
		D -Q																																											
		PR CL																																											
		D		1.25		1.25																																							
PR		0.95		0.80																																									
CL		0.70		0.65																																									
G	-Q	1.05	0.50	1.10	0.50																																								
D		1.05		1.10																																									
PR		0.60		0.80																																									
CL		0.45		0.55																																									

Latches (Normal) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay							
	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name		Out - put Name		t _{plh} (ns)		t _{phl} (ns)	
						t _{olh}	K _{lh}	t _{ohl}	K _{hl}	t _{olh}	K _{lh}	t _{ohl}	K _{hl}
4-bit latch LD4	G +Q0 +Q1 +Q2 +Q3	13	1	@	B4	G	+Q0-	0.82	0.50	0.93	0.50		
	1 D0 D1 D2 D3												
4-bit latch with CLR LD4C1	G CL +Q0 +Q1 +Q2 +Q3	14	1	@	B4	G	+Q0-	0.82	0.50	0.93	0.50		
	1 0 D0 D1 D2 D3												
	X 1 0 0 0 0												
	X: Don't care 												

Flip-Flops (Normal)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym - bol No.	Delay										
	Equiv. Circuit and Symbol	Equiv. Gate Count				In - put Name		Out - put Name		t _{plh} (ns)		t _{phl} (ns)				
						t _{olh}	K _{lh}	t _{ohl}	K _{hl}	t _{olh}	K _{lh}	t _{ohl}	K _{hl}			
D flip-flop FD	CK +Q -Q	6	1	@	C	CK	+Q	0.74	0.50	0.80	0.50					
				@								-Q	0.95	0.50	0.94	0.50

HG62S Series

Flip-Flops (Normal) (cont)

Function and Macro Name	Macro		Clamp Level when Open	Sym - bol No.	Delay																																				
	Equiv. Circuit and Symbol	Equiv. Gate Count			LV	In - put Name	Out - put Name	t_{plh} (ns)		t_{phl} (ns)																															
								t_{olh}	K_{lh}	t_{ohl}	K_{hl}																														
D flip-flop with load FDL1	<table border="1"> <tr><th>CK</th><th>L</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>DC</td><td>DC</td></tr> <tr><td>↘</td><td>1</td><td>DL</td><td>DL</td></tr> <tr><td>↖</td><td>X</td><td>+Q0</td><td>-Q0</td></tr> </table>	CK	L	+Q	-Q	↗	0	DC	DC	↘	1	DL	DL	↖	X	+Q0	-Q0	8	1	@	C	CK	+Q	0.74	0.50	0.80	0.50														
		CK	L	+Q	-Q																																				
		↗	0	DC	DC																																				
		↘	1	DL	DL																																				
↖	X	+Q0	-Q0																																						
1	@	-Q	0.95	0.50	0.94	0.50																																			
1	@																																								
2	#																																								
D flip-flop with CLR FDC1	<table border="1"> <tr><th>CK</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>D</td><td>D</td></tr> <tr><td>↘</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table>	CK	CL	+Q	-Q	↗	0	D	D	↘	0	+Q0	-Q0	X	1	0	1	7	1	@	C	CK	+Q	0.74	0.50	0.80	0.50														
		CK	CL	+Q	-Q																																				
		↗	0	D	D																																				
		↘	0	+Q0	-Q0																																				
X	1	0	1																																						
1	@	-Q	—	—	0.96	—																																			
2	#		CK	0.95	0.50	1.04	0.50																																		
2	#	CL	0.52	—	—	—																																			
D flip-flop with PRE FDP1	<table border="1"> <tr><th>CK</th><th>PR</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>D</td><td>D</td></tr> <tr><td>↘</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table>	CK	PR	+Q	-Q	↗	0	D	D	↘	0	+Q0	-Q0	X	1	1	0	7	1	@	C	CK	+Q	0.76	0.50	0.84	0.50														
		CK	PR	+Q	-Q																																				
		↗	0	D	D																																				
		↘	0	+Q0	-Q0																																				
X	1	1	0																																						
1	@	-Q	0.52	—	—	—																																			
2	#		CK	1.00	0.50	0.96	0.50																																		
2	#	PR	—	—	0.72	—																																			
D flip-flop with PRE/CLR FDPC3	<table border="1"> <tr><th>CK</th><th>PR</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>0</td><td>D</td><td>D</td></tr> <tr><td>↘</td><td>0</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	CK	PR	CL	+Q	-Q	↗	0	0	D	D	↘	0	0	+Q0	-Q0	X	1	0	1	0	X	0	1	0	1	X	1	1	1	1	8	1	@	C	CK	+Q	0.76	0.50	0.84	0.50
		CK	PR	CL	+Q	-Q																																			
		↗	0	0	D	D																																			
		↘	0	0	+Q0	-Q0																																			
		X	1	0	1	0																																			
		X	0	1	0	1																																			
X	1	1	1	1																																					
1	@	-Q	—	—	0.86	—																																			
2	#		CL	0.52	—	0.60	—																																		
2	#	PR	0.52	—	0.60	—																																			
2	#	CK	1.00	0.50	0.96	0.50																																			
2	#	CL	0.52	—	0.64	—																																			
2	#	PR	—	—	0.72	—																																			

Flip-Flops (Normal) (cont)

Function and Macro Name	Macro					Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay							
	Equiv. Circuit and Symbol									In - put Name	Out - put Name	t _{plh} (ns)		t _{phl} (ns)			
	CK	J	K	+Q	-Q							t _{olh}	K _{lh}	t _{ohl}	K _{hl}		
JK flip-flop FJ	0	0	0	+Q	-Q	9	2 1 1	@ @ #	C	CK	+Q	1.06	0.50	0.82	0.50		
	1	1	1	0	0							1	-Q	1.06	0.50	0.82	0.50
	0	1	+Q0	-Q0	0							0		—	—	—	—
	1	0	-Q0	+Q0	0							0		—	—	—	—
	X	X	+Q0	-Q0	0							0		—	—	—	—
												—		—	—	—	—
					—	—	—	—	—	—							
JK flip-flop with CLR FJC1	0	0	0	+Q	-Q	12	2 1 1 1	@ @ # #	C	CK	+Q	1.26	0.50	1.02	0.50		
	1	1	0	1	0					CL	—	—	0.82	—			
	0	1	0	+Q0	-Q0					CK	-Q	1.10	0.50	1.04	0.50		
	1	0	0	-Q0	+Q0					CL	—	1.18	—	—	—		
	X	X	0	+Q0	-Q0					—	—	—	—	—	—		
	X	X	X	1	0					1	—	—	—	—	—	—	
					—	—	—	—	—	—							
					—	—	—	—	—	—							
JK flip-flop with PRE/CLR FJPC1	0	0	1	0	0	1	13	2 1 1 2 1	@ @ # @ #	C	CK	+Q	1.26	0.50	1.11	0.50	
	1	1	1	0	1	0					PR	—	1.16	—	—		
	0	1	1	0	+Q0	-Q0					CL	—	0.44	—	0.82		
	1	0	1	0	-Q0	+Q0					CK	-Q	1.20	0.50	1.04	0.50	
	X	X	1	0	+Q0	-Q0					PR	—	0.40	—	0.42	—	
	X	X	0	0	1	0					CL	—	1.20	—	—	—	
	X	X	X	1	1	0					1	—	—	—	—	—	—
	X	X	X	0	1	0					0	—	—	—	—	—	—
					—	—	—	—	—	—							
					—	—	—	—	—	—							

HG62S Series

Flip-Flops (Normal) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym- bol No.	Delay																																			
	Equiv. Circuit and Symbol	Equiv. Gate Count				In-put Name	Out-put Name	t _{plh} (ns)		t _{phl} (ns)																															
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}																														
T flip-flop with CLR FTC1	<table border="1"> <tr><th>CK</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td>↘</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table>	CK	CL	+Q	-Q	↗	0	-Q0	+Q0	↘	0	+Q0	-Q0	X	1	0	1	8	1	@	C	CK	+Q	0.74	0.50	0.80	0.50														
		CK	CL	+Q	-Q																																				
		↗	0	-Q0	+Q0																																				
		↘	0	+Q0	-Q0																																				
X	1	0	1																																						
CL	—	—	0.96	—	—	—																																			
CK	-Q	0.95	0.50	1.04	0.50	—	—																																		
CL	—	0.52	—	—	—	—	—																																		
T flip-flop with PRE FTP1	<table border="1"> <tr><th>CK</th><th>PR</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td>↘</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>0</td></tr> </table>	CK	PR	+Q	-Q	↗	0	-Q0	+Q0	↘	0	+Q0	-Q0	X	1	1	0	8	1	@	C	CK	+Q	0.76	0.50	0.84	0.50														
		CK	PR	+Q	-Q																																				
		↗	0	-Q0	+Q0																																				
		↘	0	+Q0	-Q0																																				
X	1	1	0																																						
PR	—	0.52	—	—	—	—																																			
CK	-Q	1.00	0.50	0.96	0.50	—	—																																		
PR	—	—	—	0.72	—	—	—																																		
T flip-flop with PRE/CLR FTPC3	<table border="1"> <tr><th>CK</th><th>PR</th><th>CL</th><th>+Q</th><th>-Q</th></tr> <tr><td>↗</td><td>0</td><td>0</td><td>-Q0</td><td>+Q0</td></tr> <tr><td>↘</td><td>0</td><td>0</td><td>+Q0</td><td>-Q0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	CK	PR	CL	+Q	-Q	↗	0	0	-Q0	+Q0	↘	0	0	+Q0	-Q0	X	1	0	1	0	X	0	1	0	1	X	1	1	1	1	9	1	@	C	CK	+Q	0.76	0.50	0.84	0.50
		CK	PR	CL	+Q	-Q																																			
		↗	0	0	-Q0	+Q0																																			
		↘	0	0	+Q0	-Q0																																			
		X	1	0	1	0																																			
		X	0	1	0	1																																			
X	1	1	1	1																																					
PR	—	0.52	—	0.60	—	—																																			
CL	—	—	—	0.86	—	—	—																																		
CK	-Q	1.10	0.50	1.06	0.50	—	—																																		
PR	—	—	—	0.82	—	—	—																																		
CL	—	0.62	—	0.74	—	—	—																																		
4-bit D flip-flop FD4	<table border="1"> <tr><th>CK</th><th>+Q0</th><th>+Q1</th><th>+Q2</th><th>+Q3</th></tr> <tr><td>↗</td><td>D0</td><td>D1</td><td>D2</td><td>D3</td></tr> <tr><td>↘</td><td>+Q00</td><td>+Q10</td><td>+Q20</td><td>+Q30</td></tr> </table>	CK	+Q0	+Q1	+Q2	+Q3	↗	D0	D1	D2	D3	↘	+Q00	+Q10	+Q20	+Q30	21	1	@	B4	CK	+Q0- +Q3	1.10	0.50	1.50	0.50															
		CK	+Q0	+Q1	+Q2	+Q3																																			
		↗	D0	D1	D2	D3																																			
		↘	+Q00	+Q10	+Q20	+Q30																																			
1	@	—	—	—	—	—																																			
1	@	—	—	—	—	—	—																																		
1	@	—	—	—	—	—	—																																		

Flip-Flops (Normal) (cont)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay																													
Function and Macro Name	Equiv. Circuit and Symbol					In- put Name	Out- put Name	t _{plh} (ns)		t _{phl} (ns)																									
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}																								
4-bit D flip-flop with CLR FD4C1	<table border="1"> <tr> <th>CK</th> <th>CL</th> <th>+Q0</th> <th>+Q1</th> <th>+Q2</th> <th>+Q3</th> </tr> <tr> <td>↗</td> <td>0</td> <td>D0</td> <td>D1</td> <td>D2</td> <td>D3</td> </tr> <tr> <td>↘</td> <td>0</td> <td>+Q00</td> <td>+Q10</td> <td>+Q20</td> <td>+Q30</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table>	CK	CL	+Q0	+Q1	+Q2	+Q3	↗	0	D0	D1	D2	D3	↘	0	+Q00	+Q10	+Q20	+Q30	X	1	0	0	0	0	25	1	@	B4	CK	+Q0-	1.30	0.50	1.50	0.50
	CK	CL	+Q0	+Q1	+Q2	+Q3																													
	↗	0	D0	D1	D2	D3																													
	↘	0	+Q00	+Q10	+Q20	+Q30																													
	X	1	0	0	0	0																													
	<table border="1"> <tr> <th colspan="2">FD4C1</th> </tr> <tr> <td>—</td> <td>CK +Q0</td> </tr> <tr> <td>—</td> <td>D0 +Q1</td> </tr> <tr> <td>—</td> <td>D1 +Q2</td> </tr> <tr> <td>—</td> <td>D2 +Q3</td> </tr> <tr> <td>—</td> <td>D3</td> </tr> <tr> <td>—</td> <td>CL</td> </tr> </table>	FD4C1		—	CK +Q0	—	D0 +Q1	—	D1 +Q2	—	D2 +Q3	—	D3	—	CL		1	#																	
FD4C1																																			
—	CK +Q0																																		
—	D0 +Q1																																		
—	D1 +Q2																																		
—	D2 +Q3																																		
—	D3																																		
—	CL																																		

Shift Registers (Normal)

Macro		Equiv. Gate Count	LV	Clamp Level when Open	Sym- bol No.	Delay																														
Function and Macro Name	Equiv. Circuit and Symbol					In- put Name	Out- put Name	t _{plh} (ns)		t _{phl} (ns)																										
								t _{olh}	K _{lh}	t _{ohl}	K _{hl}																									
2-bit shift register ZSR	<table border="1"> <tr> <th>CK</th> <th>+A</th> <th>+B</th> </tr> <tr> <td>↗</td> <td>D</td> <td>+A0</td> </tr> <tr> <td>↘</td> <td>+A0</td> <td>+B0</td> </tr> </table>	CK	+A	+B	↗	D	+A0	↘	+A0	+B0	10	1	@	B1	CK	+A	0.86	0.50	0.98	0.50																
	CK	+A	+B																																	
↗	D	+A0																																		
↘	+A0	+B0																																		
	<table border="1"> <tr> <th colspan="2">ZSR</th> </tr> <tr> <td>—</td> <td>CK +A</td> </tr> <tr> <td>—</td> <td>D +B</td> </tr> </table>	ZSR		—	CK +A	—	D +B																													
ZSR																																				
—	CK +A																																			
—	D +B																																			
2-bit shift register with CLR ZSRC1	<table border="1"> <tr> <th>CK</th> <th>CLA</th> <th>CLB</th> <th>+A</th> <th>+B</th> </tr> <tr> <td>↗</td> <td>0</td> <td>0</td> <td>D</td> <td>+A0</td> </tr> <tr> <td>↘</td> <td>0</td> <td>0</td> <td>+A0</td> <td>+B0</td> </tr> <tr> <td>X</td> <td>1</td> <td>X</td> <td>0</td> <td>X</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>0</td> </tr> </table>	CK	CLA	CLB	+A	+B	↗	0	0	D	+A0	↘	0	0	+A0	+B0	X	1	X	0	X	X	X	1	X	0	12	1	@	C	CK	+A	0.96	0.50	1.08	0.50
	CK	CLA	CLB	+A	+B																															
	↗	0	0	D	+A0																															
	↘	0	0	+A0	+B0																															
	X	1	X	0	X																															
X	X	1	X	0																																
	<table border="1"> <tr> <th colspan="2">ZSRC1</th> </tr> <tr> <td>—</td> <td>CK +A</td> </tr> <tr> <td>—</td> <td>D</td> </tr> <tr> <td>—</td> <td>CLA +B</td> </tr> <tr> <td>—</td> <td>CLB</td> </tr> </table>	ZSRC1		—	CK +A	—	D	—	CLA +B	—	CLB		1	#																						
ZSRC1																																				
—	CK +A																																			
—	D																																			
—	CLA +B																																			
—	CLB																																			

HG62S Series

Shift Registers (Normal)

Function and Macro Name	Macro							Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay								
	Equiv. Circuit and Symbol											In - put Name	Out - put Name	t _{plh} (ns)		t _{phi} (ns)				
	CK	CLA	CLB	PRA	PRB	+A	+B							t _{olh}	K _{lh}	t _{ohl}	K _{hl}			
2-bit shift register with CLR/PRE ZSRCP3	0	0	0	0	0	D	+A0	14	1	@	B4	CK	+A	1.16	0.50	1.28	0.50			
	0	0	0	0	0	+A0	+B0		1	@		—	—	1.20	—					
	0	0	0	0	0	+A0	+B0		2	#		0.52	—	0.60	—					
	X	1	X	X	X	0	X		2	#		CK	+B	1.16	0.50	1.28	0.50			
	X	X	1	X	X	X	0		2	#		CLB	—	—	1.20	—				
	X	X	X	1	X	1	X		2	#		PRB	—	0.52	—	0.60				
	X	X	X	X	1	X	1													
	X	1	X	1	X	1	X													
	X	X	1	X	1	X	1													
		<p>ZSRCP3</p> <p>CK +A</p> <p>D</p> <p>CLA +B</p> <p>PRA</p> <p>CLB</p> <p>PRB</p>																		
4-bit shift register ZSR4	CK	+A	+B	+C	+D			19	1	@	C	CK	+A	1.08	0.50	1.20	0.50			
	D	+A0	+B0	+C0	+D0				1	@		CK	+B	1.08	0.50	1.20	0.50			
	+A0	+B0	+C0	+D0								CK	+C	1.08	0.50	1.20	0.50			
	+A0	+B0	+C0	+D0								CK	+D	1.08	0.50	1.20	0.50			
	<p>ZSR4</p> <p>CK +A</p> <p>D +B</p> <p>+C</p> <p>+D</p>																			
4-bit shift register with CLR ZSR4C1	0	0	0	0	0	D	+A0	+B0	+C0	+D0	23	1	@	B4	CK	+A	1.28	0.50	1.40	0.50
	0	0	0	0	0	+A0	+B0	+C0	+D0	1		@	CLA		—	—	1.00	—		
	0	0	0	0	0	+A0	+B0	+C0	+D0	2		#	CK		+B	1.28	0.50	1.40	0.50	
	X	1	X	X	X	0	X	X	X	2		#	CLB		—	—	1.00	—		
	X	X	1	X	X	X	0	X	X	2		#	CK		+C	1.28	0.50	1.40	0.50	
	X	X	X	1	X	X	X	0	X	2		#	CLC		—	—	1.00	—		
	X	X	X	X	1	X	X	X	0											
	X	X	X	X	1	X	X	X	0											
		<p>ZSR4C1</p> <p>CK +A</p> <p>D +B</p> <p>CLA +C</p> <p>CLB +D</p> <p>CLC</p> <p>CLD</p>																		

Others (Power)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	Delay					
						In - put Name	Out - put Name	t _{plh} (ns)		t _{phi} (ns)	
								t _{oLh}	K _{Lh}	t _{oHl}	K _{Hl}
4-bit comparator ZEQC4P		14	2	# # # # # #	B5	A0- A3, B0- B3		0.78	0.98	0.70	0.30
1-bit full adder FA1P		9	2 2 2	# # #	B2	A, B CI	+CO	1.02 0.70	0.30	0.80 0.42	0.42
2-bit full adder FA2P		16	2 2 2 2	# # # #	C	An, Bn CI	+CO	1.48 1.30	0.30	1.32 0.74	0.42
4-bit full adder FA4P		46	2 2 2 2 2 2 2 4	# # # # # # # #	B5	An, Bn CI	+CO	1.30 1.10	0.30	1.22 1.06	0.30
						An, Bn CI	+Sn	2.68 2.26	0.50	2.74 2.32	0.42

HG62S Series

Others (Power) (cont)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phi} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
4-bit parity generator/ checker PTGENP		42	1	#	B5	A-I	Ev	2.50	0.98	2.50	0.58
			1	#			OD	2.65	0.30	2.70	0.30
			1	#							
			1	#							
			1	#							
			1	#							
			1	#							
			1	#							
			1	#							
Power buffer BUFP		2	2	@	A1		+Y	0.51	0.30	0.44	0.30
							-Y	0.24	0.30	0.36	0.30

Other (Normal)

Function and Macro Name	Macro		LV	Clamp Level when Open	Sym- bol No.	In- put Name	Out- put Name	Delay			
	Equiv. Circuit and Symbol	Equiv. Gate Count						t _{plh} (ns)		t _{phi} (ns)	
								t _{o1h}	K _{1h}	t _{o1l}	K _{1l}
4-bit comparator ZEQC4		12	2	#	B5	A0- A3, B0- B3		0.68	1.80	0.60	0.50

Other (Normal) (cont)

Function and Macro Name	Macro Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym-bol No.	Delay					
						In-put Name	Out-put Name	t _{plh} (ns)		t _{pnl} (ns)	
								t _{olh}	K _{Ih}	t _{ohl}	K _{hl}
1-bit full adder FA1		7	2 2 2	# # #	B2	A, B	+CO	0.92	0.50	0.70	0.76
						Ci		0.60		0.32	
						A, B	+S	0.96	0.50	0.98	0.50
						Ci		0.64		0.60	
2-bit full adder FA2		14	2 2 2 2	# # # #	C	An, Bn	+CO	1.38	0.50	1.22	0.76
						Ci		1.20		0.64	
						An, Bn	+Sn	1.62	0.50	1.34	0.50
						Ci		1.04		0.76	
4-bit full adder FA4		43	2 2 2 2 2 2 2 3	# # # # # # # #	B5	An, Bn	+CO	1.20	0.50	1.12	0.50
						Ci		1.00		0.96	
						An, Bn	+Sn	2.58	0.92	2.64	0.76
						Ci		2.16		2.22	
9-bit parity generator/checker PTGEN		37	1 1 1 1 1 1 1 1	# # # # # # # #	B5	A-I	Ev	2.40	1.80	2.40	1.08
							OD	2.55	0.50	2.60	0.50
Power buffer BUF		1	1	@	A1		+Y	0.60	0.50	0.50	0.50
							-Y	0.30	0.50	0.45	0.50

HG62S Series

RAM

Macro		LV	Clamp Level when Open	Input Name	Output Name	Delay					
Function and Macro Name	Equiv. Circuit and Symbol					t _{plh} (ns)		t _{phl} (ns)			
						t _{olh}	K _{lh}	t _{ohl}	K _{hl}		
Single-port RAM		1	#	A0 to Ab-1	O0 to Ob-1	12	0.24	12	0.24		
		1	#	R		6		6			
		1	#	W		—		—			
		1	@	G		12		12			
		1	#	I0 to Ib-1		—		—			
		Cell Name	Function	Equivalent Gate Count							
		TRAMS1A	256 W × 9 b (scan func.)	10000							
TRAMS2A	128 W × 18 b (scan func.)	10000									
TRAMS3A	64 W × 36 b (scan func.)	10000									
RAMS1A	256 W × 9 b	10000									
RAMS2A	128 W × 18 b	10000									
RAMS3A	64 W × 36 b	10000									
Dual-port RAM		1	#	A0 to Ab-1, B0 to Bb-1	OA0 to OAb-1, OB0 to OBb-1	12	0.24	12	0.24		
		1	#	R, A, RB		6		6			
		1	#	WA, WB		—		—			
		1	@	GA, GB		12		12			
		1	#	IA0 to IA2, IB0 to IBb-1		—		—			
		Cell Name	Function	Equivalent Gate Count							
		TRAMD1A	128 W × 9 b (scan func.)	10000							
TRAMD2A	64 W × 18 b (scan func.)	10000									
TRAMD3A	32 W × 36 b (scan func.)	10000									
RAMD1A	128 W × 9 b	10000									
RAMD2A	64 W × 18 b	10000									
RAMD3A	32 W × 36 b	10000									

Single-Port RAM

Features

- One address, one R/W port
- Asynchronous
- Autodiagnosis
- 256 word × 9 bit
128 word × 18 bit
64 word × 36 bit

Notes

- Since the address latch (ADD-L, figure 2) is built in, G must be open (automatically pulled high) when it is not used.
- Outputs (O_0-O_{b-1}) are high impedance when read enable (R) is low.
- Change the address while write enable (W) is low only.




Figure 2 Single-Port RAM Block Diagram

HG62S Series

Timing




Figure 3 Single-Port Read Cycle Timing




Figure 4 Single-Port Data Output Timing




Figure 5 Single-Port Write Cycle Timing




Figure 6 Single-Port Address Latch Timing

Table 6 Single-Port RAM Timing

Item	Symbol	Min	Typ	Max
Read cycle time	t_{RC}	24	—	—
Address access time	t_{AA}	—	12	20
Output data hold time	t_{OH}	1	—	—
Read enable time	t_{RON}	—	6	10
Read disable time	t_{ROFF}	0.8	—	—
Write cycle	t_{WC}	24	—	—
Write pulse width	t_{WP}	10	—	—
Address setup time	t_{WAS}	6	—	—
Address hold time	t_{WAH}	8	—	—
Data setup time	t_{WDS}	10	—	—
Data hold time	t_{WDH}	8	—	—
Address latch setup time	t_{GAS}	4	—	—
Address latch hold time	t_{GAH}	2	—	—

Dual-Port RAM

Features

- Two addresses, two R/W ports
- Asynchronous
- Autodiagnosis
- 128 word × 9 bit
64 word × 18 bit
32 word × 36 bit

Notes

- Since the address latch (ADD-L, figure 7) is built in, GA and GB must be open (automatically pulled high) when it is not used.
- Outputs (OA₀–OA_{b-1}/OB₀–OB_{b-1}) are high impedance when read enable (RA/RB) is low.
- You cannot write to the same address from both the A and B ports simultaneously.
- Change the address while write enable (WA/WB) is low only.




Figure 7 Dual-Port RAM Block Diagram

HG62S Series

Timing




Figure 8 Dual-Port Read Cycle Timing




Figure 9 Dual-Port Data Output Timing




Figure 10 Dual-Port Write Cycle Timing




Figure 11 Dual-Port Address Latch Timing

Table 7 Dual-Port RAM Timing

Item	Symbol	Min	Typ	Max
Read cycle time	t_{RC}	24	—	—
Address access time	t_{AA}	—	12	20
Output data hold time	t_{OH}	1	—	—
Read enable time	t_{RON}	—	6	10
Read disable time	t_{ROFF}	0.8	—	—
Write cycle	t_{WC}	24	—	—
Write pulse width	t_{WP}	10	—	—
Address setup time	t_{WAS}	6	—	—
Address hold time	t_{WAH}	8	—	—
Data setup time	t_{WDS}	10	—	—
Data hold time	t_{WDH}	8	—	—
Address latch setup time	t_{GAS}	4	—	—
Address latch hold time	t_{GAH}	2	—	—

Absolute Maximum Ratings

Item		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.3 to +6.7	V
Terminal voltage	Input	V_{TI}	-0.3 to $V_{CC} + 0.3$	V
	Output	V_{TO}	-0.3 to $V_{CC} + 0.3$	V
Output current	Per output	I_O	-32 to +32	mA
	Per V_{CC}/GND	I_{OT}	-70 to +70	mA
Operating temperature		T_{opr}	-20 to +75	°C
Storage temperature	With bias	T_{bias}	-20 to +85	°C
	Without bias	T_{stg}	-55 to +125	°C

Electrical Characteristics
Terminal Capacitance ($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Terminal capacitance	C_T	—	—	125	pF	$V_{IN} = 0\text{ V}$

Note: Terminal capacitance is sampled and not 100% tested.

Normal Temperature Range ($V_{CC} = 5\text{ V} \pm 5\%$, $T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input voltage (TTL level)	V_{IHT}	2.2	—	$V_{CC} + 0.3$	V	
	V_{ILT}	-0.3	—	0.8	V	
Input voltage (CMOS level)	V_{IHC}	$0.7 \times V_{CC}$	—	$V_{CC} + 0.3$	V	
	V_{ILC}	-0.3	—	$0.3 \times V_{CC}$	V	
Schmitt trigger (TTL level)	V_{TT+}	1.5	—	2.5	V	$V_{CC} = 5\text{ V}$
	V_{TT-}	0.5	—	1.5	V	$V_{CC} = 5\text{ V}$
	ΔV_{TT}	0.3	—	—	V	$V_{CC} = 5\text{ V}$
Schmitt trigger (CMOS level)	V_{TC+}	2.8	—	4.0	V	$V_{CC} = 5\text{ V}$
	V_{TC-}	1.2	—	2.4	V	$V_{CC} = 5\text{ V}$
	ΔV_{TC}	0.3	—	—	V	$V_{CC} = 5\text{ V}$
Output voltage ($I_{OL} = 2\text{ mA}$)	V_{OH}	3.5	—	—	V	$I_{OH} = -1\text{ mA}$
	V_{OL}	—	—	0.4	V	$I_{OL} = 2\text{ mA}$
Output voltage ($I_{OL} = 8\text{ mA}$)	V_{OH}	3.5	—	—	V	$I_{OH} = -2\text{ mA}$
	V_{OL}	—	—	0.4	V	$I_{OL} = 8\text{ mA}$
Output voltage ($I_{OL} = 12\text{ mA}$)	V_{OH}	—	—	—	V	TBD
	V_{OL}	—	—	—	V	TBD

HG62S Series

Normal Temperature Range (cont) ($V_{CC} = 5\text{ V} \pm 5\%$, $T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	
Output voltage ($I_{OL} = 16\text{ mA}$)	V_{OH}	3.5	—	—	V	$I_{OH} = -8\text{ mA}$	
	V_{OL}	—	—	0.4	V	$I_{OL} = 16\text{ mA}$	
Input leakage current	I_{LI}	—	—	1	μA		
Output leakage current	I_{LO}	—	—	1	μA	At high impedance	
Pull-up current	I_{PU}	80	220	550	μA	$V_{IN} = \text{GND}$	
Pull-down current	I_{PD}	80	220	550	μA	$V_{IN} = V_{CC}$	
Gate delay	Internal	t_{pd}	—	0.3	—	ns	2-input power NAND, $FO = 2$, $AI = 2\text{ mm}$
	Input buffer	t_{pd}	—	12	—	ns	$FO = 2$, $AI = 2\text{ mm}$
	Output buffer	t_{pd}	—	3.5	—	ns	High-speed buffer (OT6), $C_L = 50\text{ pF}$
Power dissipation	I_{CC}	—	40	—	$\mu\text{A}/\text{gate}$	Internal 2-input power NAND at 10 MHz	

Note: Input voltage may change according to the number of synchronously changing output lines or the types of output buffers.

Extended Temperature Range ($V_{CC} = 5\text{ V} \pm 5\%$, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input voltage (TTL level)	V_{IHT}	2.4	—	$V_{CC} + 0.3$	V	
	V_{ILT}	-0.3	—	0.8	V	
Input voltage (CMOS level)	V_{IHC}	$0.7 \times V_{CC}$	—	$V_{CC} + 0.3$	V	
	V_{ILC}	-0.3	—	$0.3 \times V_{CC}$	V	
Schmitt trigger (TTL level)	V_{TT+}	1.5	—	2.5	V	$V_{CC} = 5\text{ V}$
	V_{TT-}	0.5	—	1.5	V	$V_{CC} = 5\text{ V}$
	ΔV_{TT}	0.3	—	—	V	$V_{CC} = 5\text{ V}$
Schmitt trigger (CMOS level)	V_{TC+}	2.8	—	4.0	V	$V_{CC} = 5\text{ V}$
	V_{TC-}	1.2	—	2.4	V	$V_{CC} = 5\text{ V}$
	ΔV_{TC}	0.3	—	—	V	$V_{CC} = 5\text{ V}$
Output voltage ($I_{OL} = 2\text{ mA}$)	V_{OH}	3.5	—	—	V	$I_{OH} = -1\text{ mA}$
	V_{OL}	—	—	0.4	V	$I_{OL} = 2\text{ mA}$
Output voltage ($I_{OL} = 8\text{ mA}$)	V_{OH}	3.5	—	—	V	$I_{OH} = -2\text{ mA}$
	V_{OL}	—	—	0.4	V	$I_{OL} = 8\text{ mA}$

Extended Temperature Range ($V_{CC} = 5\text{ V} \pm 5\%$, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$) (cont)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	
Output voltage ($I_{OL} = 12\text{ mA}$)	V_{OH}	—	—	—	V	TBD	
	V_{OL}	—	—	—	V	TBD	
Output voltage ($I_{OL} = 16\text{ mA}$)	V_{OH}	3.5	—	—	V	$I_{OH} = -8\text{ mA}$	
	V_{OL}	—	—	0.4	V	$I_{OL} = 16\text{ mA}$	
Input leakage current	I_{LI}	—	—	1	μA		
Output leakage current	I_{LO}	—	—	1	μA	At high impedance	
Pull-up current	I_{PU}	80	220	550	μA	$V_{IN} = \text{GND}$	
Pull-down current	I_{PD}	80	220	550	μA	$V_{IN} = V_{CC}$	
Gate delay	Internal	t_{pd}	—	0.3	—	ns	2-input power NAND, FO = 2, AI = 2 mm
	Input buffer	t_{pd}	—	1.2	—	ns	FO = 2, AI = 2 mm
	Output buffer	t_{pd}	—	3.5	—	ns	High-speed buffer (OT6), $C_L = 50\text{ pF}$
Power dissipation	I_{CC}	—	40	—	$\mu\text{A}/\text{gate}$	Internal 2-input power NAND at 10 MHz	

Note: Input voltage may change according to the number of synchronously changing output lines or the types of output buffers.

HG62S Series

Characteristic Curves




Figure 12 Internal Gate Delay Time




Figure 13 Output Buffer Delay Time




Figure 14 Output Current Characteristics ($V_{OL}-I_{OL}$)








Figure 15 Output Current Characteristics ($V_{OH}-I_{OH}$)



Package Dimensions

Unit: mm (inch)



HG62S Series





HG62S Series

