

**GENERAL DESCRIPTION**

The BW1244X is a CMOS 10Bit D/A converter for general application. This digital to analog converter has a R-2R ladder structure.


Its maximum conversion rate is 0.5MSPS.

**TYPICAL APPLICATIONS**

- Hard Disk Drive (HDD)
- Battery Operated Instruments
- Motor Control Systems
- General Applications

**FEATURES**

- **Resolution : 10Bit**
- **Differential Linearity Error :  $\pm 1.0$  LSB**
- **Integral Linearity Error :  $\pm 2.0$  LSB**
- **Maximum Conversion Rate : 0.5MSPS**
- **Low Power Consumption : 9.9mW**
- **Power Down Mode**
- **Operation Temperature Range :  $0^{\circ}\text{C} \sim 70^{\circ}\text{C}$**
- **Power Supply : 3.3V Single**

**FUNCTIONAL BLOCK DIAGRAM**

**Ver 1.8 (April 2002)**

No responsibility is assumed by SEC for its use nor for any infringements of patents or other rights of third parties that may result from its use. The content of this datasheet is subject to change without any notice.

## CORE PIN DESCRIPTION


| NAME   | I/O TYPE | I/O PAD | PIN DESCRIPTION                                       |
|--------|----------|---------|-------------------------------------------------------|
| D[9:0] | DI       | picc_bb | Digital Input Data (10bit)<br>D[9] : MSB , D[0] : LSB |
| PWRDN  | DI       | picc_bb | Power Down (Active Low)                               |
| VRT    | AB       | pia_bb  | Voltage Reference Top                                 |
| VRB    | AB       | pia_bb  | Voltage Reference Bottom                              |
| VOUT   | AO       | poa_bb  | Analog Voltage Output                                 |
| VDDD   | DP       | vddd    | Digital Power (+3.3V)                                 |
| VSSA   | DG       | vssd    | Digital Ground (0.0V)                                 |
| VDDA   | AP       | vdda    | Analog Power (+3.3V)                                  |
| VSSA   | AG       | vssa    | Analog Ground (0.0V)                                  |
| VBBA   | AG       | vbba    | Analog Sub Bias (0.0V)                                |

## I/O TYPE ABBR.

- AI : Analog Input
- DI : Digital Input
- AO : Analog Output
- DO : Digital Output
- AB : Analog Bidirectional
- DB : Digital Bidirectional

- AP : Analog Power
- DP : Digital Power
- AG : Analog Ground
- DG : Digital Ground

## CORE CONFIGURATION



**ABSOLUTE MAXIMUM RATINGS**

| Characteristics             | Symbol          | Value      | Unit |
|-----------------------------|-----------------|------------|------|
| Supply Voltage              | VDD (VDDA,VDDD) | 4.5        | V    |
| Analog Output Voltage       | VOUT            | VSS to VDD | V    |
| Digital Input Voltage       | D[9:0]          | VSS to VDD | V    |
| Reference Voltage           | VRT<br>VRB      | VDD<br>VSS | V    |
| Operating Temperature Range | Topr            | 0 to 70    | °C   |

## NOTES :

1. ABSOLUTE MAXIMUM RATING specifies the values beyond which the device may be damaged permanently.  
Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect reliability. Each condition value is applied with the other values kept within the following operating conditions and function operation under any of these conditions is not implied.
2. All voltages are measured with respect to VSS(VSSA or VSSD or VBBA) unless otherwise specified.
3. 100pF capacitor is discharged through a 1.5k $\Omega$  resistor (Human body model)

**RECOMMENDED OPERATING CONDITIONS**

| Characteristics                                             | Symbol                     | Min                   | Typ    | Max                   | Unit |
|-------------------------------------------------------------|----------------------------|-----------------------|--------|-----------------------|------|
| Supply Voltage                                              | VDDA - VSSA<br>VDDD - VSSD | 3.15                  | 3.3    | 3.45                  | V    |
| Supply Voltage Difference                                   | VDDA - VDDD                | -0.1                  | 0.0    | 0.1                   | V    |
| Reference Voltage                                           | VRT<br>VRB                 | -<br>0.0              | -<br>- | 3.3<br>-              | V    |
| Digital Input 'Low' Voltage<br>Digital Input 'High' Voltage | VIL<br>VIH                 | -<br>0.7 $\times$ VDD | -<br>- | 0.3 $\times$ VDD<br>- | V    |
| Operating Temperature                                       | Topr                       | 0                     | -      | 70                    | °C   |

## NOTE :

It is strongly recommended that to avoid power latch-up all the supply pins(VDDA,VDDD) be driven from the same source.

## DC ELECTRICAL CHARACTERISTICS

(Converter Specifications : VDDA=VDDD=3.3V, VSSA=VSSD=VBBA=0V,  
PWRDN=High, Top=25°C, VRT=3.3V, VRB=0.0V unless otherwise specified.)

| Characteristics                       | Symbol             | Min   | Typ   | Max   | Unit | Conditions                                   |
|---------------------------------------|--------------------|-------|-------|-------|------|----------------------------------------------|
| Resolution                            | Bit                | -     | -     | 10    | Bits | -                                            |
| Differential Linearity Error          | DLE                | -     | 0.3   | 0.5   | LSB  | -                                            |
| Integral Linearity Error              | ILE                | -     | 1.5   | 2.0   | LSB  | -                                            |
| Zero Scale Error <sup>1</sup>         | V <sub>ZSE</sub>   | -     | 3     | 6     | mV   | VRT=3.3V , VRB=0.0V                          |
| Full Scale Voltage Error <sup>2</sup> | V <sub>FSE</sub>   | -     | 4     | 11    | mV   |                                              |
| Maximum Output Voltage                | V <sub>O_MAX</sub> | 3.280 | 3.290 | 3.297 | V    | V <sub>O_MAX</sub> = VOUT(D[9:0]=High)       |
| LSB Size                              | V <sub>LSB</sub>   | 3.206 | 3.220 | 3.223 | mV   | V <sub>LSB</sub> = V <sub>O_MAX</sub> / 1023 |

NOTE 1 : V<sub>ZSE</sub>=VOUT(D[9:0]=Low) - VRB


2 : V<sub>FSE</sub>=VOUT(D[9:0]=High) - {(VRT-VRB) × 1023/1024 + VRB}

## AC ELECTRICAL CHARACTERISTICS

(Converter Specifications : VDDA=VDDD=3.3V, VSSA=VSSD=VBBA=0V, load cap=25pF  
Top=25°C, VRT=3.3V, VRB=0.0V unless otherwise specified.)

| Characteristics                          | Symbol            | Min | Typ | Max | Unit | Conditions                                                                                         |
|------------------------------------------|-------------------|-----|-----|-----|------|----------------------------------------------------------------------------------------------------|
| Maximum Conversion Rate                  | f <sub>c</sub>    | -   | -   | 0.5 | MSPS | Data Rate = 0.5MHz                                                                                 |
| Dynamic Supply Current                   | I <sub>vdd1</sub> | -   | 3   | -   | mA   | I <sub>vdd1</sub> = I <sub>VDDA</sub> + I <sub>VRT</sub> + I <sub>VDDD</sub><br>Data Rate = 0.5MHz |
| Dynamic Supply Current (Power Down Mode) | I <sub>vdd2</sub> | -   | -   | 10  | uA   | I <sub>vdd2</sub> = I <sub>VDDA</sub> + I <sub>VDDD</sub><br>Data Rate = 0.5MHz<br>PWRDN=LOW       |
| Analog Output Delay                      | T <sub>d</sub>    | 90  | 100 | 105 | ns   | Data Rate = 0.5MHz<br>Data : All LOW → All HIGH                                                    |
| Analog Output Rise Time                  | T <sub>r</sub>    | 100 | 107 | 115 | ns   | Data Rate = 0.5MHz<br>Data : All LOW → All HIGH                                                    |
| Analog Output Fall Time                  | T <sub>f</sub>    | 94  | 100 | 107 | ns   | Data Rate = 0.5MHz<br>Data : All HIGH → All LOW                                                    |
| Analog Output Settling Time              | T <sub>s</sub>    | 160 | 240 | 350 | ns   | Data Rate = 0.5MHz<br>Data : All LOW → All HIGH<br>VRT = VDD/2                                     |
| Power Down On Time                       | T <sub>on</sub>   | 50  | 53  | 60  | ns   | PWRDN : HIGH → LOW                                                                                 |
| Power Down Off Time                      | T <sub>off</sub>  | 155 | 165 | 180 | ns   | PWRDN : LOW → HIGH                                                                                 |

## TIMING DIAGRAM



1. Output delay measured from the 50% point of the rising edge of input data to the full scale transition.
2. Settling time measured from the 50% point of full scale transition to the output remaining within  $\pm 1/2$  LSB.
3. Output rise/fall time measured between the 10% and 90% points of full scale transition.

## FUNCTIONAL DESCRIPTION


1. The bw1244x has a R-2R Ladder Block for 10bit and an OP amp Block for driving Output.
2. The R-2R Ladder Block generates binary weighted voltage ( $V_{RT}/2^1$ ,  $V_{RT}/2^2$ ,  $V_{RT}/2^3$ , ...  $V_{RT}/2^{10}$ ) corresponding to Digital Input Data for n-bit DAC and Output total voltage is summing of each values.

3. In Output voltage,  $V_{MSB} = V_{RT}/2^1$   
 $V_{LSB} = V_{RT}/2^{10}$

$$V_{OUT} = \frac{V_{RT} - V_{RB}}{2^{10}} \sum_{n=0}^9 (2^n \times D[n]) + V_{RB}$$

4. Output of the R-2R Ladder Block is driven by OP amp.
5. In power down mode, only analog current ( $I_{VDDA}$ ) is reduced.

## CORE EVALUATION GUIDE




## TESTABILITY

Whether you use MUX or the internal logic for testability, it is required to be able to select the values of digital inputs ( D[9:0] ).

See above figure. Only if it is, you can check the main function. ( Linearity )

Normal Test Condition : VRT=3.3V , VRB=0.0V , PWRDN=High


## PHANTOM CELL INFORMATION



| Pin Name | Property | Pin Usage           | Pin Layout Guide                                                                                                                                                                                                                                              |
|----------|----------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| D[9:0]   | DI       | Internal / External | 1. Digital Input Signal lines must have same length to reduce propagation delay.                                                                                                                                                                              |
| PWRDN    | DI       | Internal / External |                                                                                                                                                                                                                                                               |
| VRT      | AB       | External            | 1. Voltage reference lines (VRT and VRB) must be wide metal to reduce voltage drop of metal lines.<br>2. VOUT signal should not be crossed by any signals and should not run next to digital signals to minimize capacitive coupling between the two signals. |
| VRB      | AB       | External            |                                                                                                                                                                                                                                                               |
| VOUT     | AO       | Internal / External |                                                                                                                                                                                                                                                               |
| VDDA     | AP       | External            | 1. It is recommended that you use thick analog power metal. When connected to PAD, the path should be kept as short as possible.<br>2. Digital power and analog power are separately used.                                                                    |
| VSSA     | AG       | External            |                                                                                                                                                                                                                                                               |
| VDDD     | DP       | External            |                                                                                                                                                                                                                                                               |
| VSSD     | DG       | External            |                                                                                                                                                                                                                                                               |
| VBBA     | AG       | External            |                                                                                                                                                                                                                                                               |

- When the core block is connected to other blocks, it must be double guard-ring using N-well and P+ active to remove the substrate and coupling noise.  
In that case, the power metal should be connected to PAD directly.
- The Bulk power is used to reduce the influence of substrate noise.

PACKAGE CONFIGURATION



| LOCATION | DESCRIPTION             |
|----------|-------------------------|
| Ct       | 10uF TANTALUM CAPACITOR |
| Cc       | 0.1uF CERAMIC CAPACITOR |
| L1~L5    | FERRITE BEAD ( 0.1mh )  |

## PACKAGE PIN DESCRIPTION

| NAME   | PIN NO                                                   | I/O TYPE | PIN DESCRIPTION                 |
|--------|----------------------------------------------------------|----------|---------------------------------|
| VDDD   | 1,2                                                      | DP       | Digital Power (3.3V)            |
| VSSD   | 3,4                                                      | DG       | Digital Ground (0.0V)           |
| D[9:0] | 8~17                                                     | DI       | Digital Input Data              |
| VRB    | 23,24                                                    | AB       | Voltage Reference Bottom (0.0V) |
| VRT    | 25,26                                                    | AB       | Voltage Reference Top (3.3V)    |
| VOUT   | 29,30                                                    | AO       | Analog Voltage Output           |
| PWRDN  | 31                                                       | DI       | Power Down Mode (Low Active)    |
| VDDA   | 36,37                                                    | AP       | Analog Power (3.3V)             |
| VSSA   | 38,39                                                    | AG       | Analog Ground (0.0V)            |
| VDDZ   | 41,42                                                    | AP       | Pad Power (3.3V)                |
| VSSZ   | 43,44                                                    | AG       | Pad Ground (0.0V)               |
| VBBA   | 47,48                                                    | AG       | Analog Sub Bias (0.0V)          |
| NC     | 5,6,7,18,19<br>20,21,22,27<br>28,32,33,34<br>35,40,45,46 | DO       | No Connection                   |

**I/O TYPE ABBR.**

- AI : Analog Input
- DI : Digital Input
- AO : Analog Output
- DO : Digital Output
- AB : Analog Bidirectional
- DB : Digital Bidirectional
  
- AP : Analog Power
- DP : Digital Power
- AG : Analog Ground
- DG : Digital Ground

**PC BOARD LAYOUT CONSIDERATION****1. PC Board Considerations**

To minimize noise on the power lines and the ground lines, the digital inputs need to be shielded and decoupled. This trace length between groups of VDD (VDDA,VDDD) and VSS (VSSA,VSSD) pins should be as short as possible so as to minimize inductive ringing.

**2. Supply Decoupling and Planes**

For the decoupling capacitor between the power line and the ground line, 0.1uF ceramic capacitor is used in parallel with a 10uF tantalum capacitor.

The digital power plane(VDDD) and analog power plane(VDDA) are connected through a ferrite bead, and also the digital ground plane(VSSD) and the analog ground plane(VSSA). This ferrite bead should be located within 3inches of the BW1244X. The analog power plane supplies power to the BW1244X of the analog output pin and related devices.

**FEEDBACK REQUEST**

We appreciate your interest in our products.

If you have further questions, please specify in the attached form.

Thank you very much.

**DC / AC ELECTRICAL CHARACTERISTIC**

| Characteristics                  | Min | Typ | Max | Unit | Remarks |
|----------------------------------|-----|-----|-----|------|---------|
| Supply Voltage                   |     |     |     | V    |         |
| Power dissipation                |     |     |     | mW   |         |
| Resolution                       |     |     |     | Bits |         |
| Analog Output Voltage            |     |     |     | V    |         |
| Operating Temperature            |     |     |     | °C   |         |
| Output Load Capacitor            |     |     |     | pF   |         |
| Output Load Resistor             |     |     |     | kΩ   |         |
| Integral Non-Linearity Error     |     |     |     | LSB  |         |
| Differential Non-Linearity Error |     |     |     | LSB  |         |
| Maximum Conversion Rate          |     |     |     | MHz  |         |

**VOLTAGE OUTPUT DAC**

|                                 |                                    |  |  |   |  |
|---------------------------------|------------------------------------|--|--|---|--|
| Reference Voltage TOP<br>BOTTOM |                                    |  |  | V |  |
| Analog Output Voltage Range     |                                    |  |  | V |  |
| Digital Input Format            | Binary Code or 2's Complement Code |  |  |   |  |

**CURRENT OUTPUT DAC**

|                                             |  |  |  |     |  |
|---------------------------------------------|--|--|--|-----|--|
| Analog Output Maximum Current               |  |  |  | mA  |  |
| Analog Output Maximum Signal Frequency      |  |  |  | kHz |  |
| Reference Voltage                           |  |  |  | V   |  |
| External Resistor for Current Setting(RSET) |  |  |  | Ω   |  |
| Pipeline Delay                              |  |  |  | sec |  |

- Do you want to Power down mode?
- Do you want to Internal Reference Voltage(BGR)?
- Which do you want to serial input data type or parallel input data type?
- Do you need 5V power supply in your system?

[illegible]