

A87C257 256K (32K x 8) CHMOS LATCHED EPROM

Automotive

- Extended Automotive Temperature Range: -40°C to +125°C
- CHMOS/NMOS Microcontroller and Microprocessor Compatible
 - 87C257-Integrated Address Latch
 - Universal 28 Pin Memory Site, 2-line Control
- 120 ns Maximum Access Time
- **CMOS and TTL Compatible**
- Low Power
 - 30 mA Max. Active
 - 100 µA MAx. Standby

- **■** Fast Programming
 - Quick-Pulse Programming Algorithm
 - Programming Time as Fast as 4 Seconds
- Noise Immunity Features
 - ± 10% V_{CC} Tolerance
 - Maximum Latch-up Immunity
 Through EPI Processing
- Available in 28-Pin Cerdip Package
 - Compact 32 Lead PLCC

(See Packaging Spec., Order #231369)

Intel's 87C257 CHMOS EPROM is a 256K-bit 5V only memory organized as 32,768 8-bit words. It employs advanced CHMOS*III-E circuitry for systems requiring low power, high speed performance, and noise immunity. The 87C257 is optimized for compatibility with multiplexed address/data bus microcontrollers such as Intel's 16 MHz 80C51, 80C152, 80C252, and 8 MHz 80C196.

The 87C257 incorporates latches on all address inputs to minimize chip count, reduce cost, and simplify design of multiplexed bus systems. The 87C257's internal address latch allows address and data pins to be tied directly to the processor's multiplexed address/data pins. Address information (inputs A_0-A_{14}) is latched early in the memory-fetch cycle by the falling edge of the ALE input. Subsequent address information is ignored while ALE remains low. The EPROM can then pass data (from pins O_0-O_7) on the same bus during the last part of the memory-fetch cycle.

The 87C257 is offered in a ceramic DIP and PLCC packages, providing flexibility in prototyping and R&D environments. The 87C257 employs the Quick-Pulse Programming™ Algorithm for fast and reliable programming.

Intel's EPI processing achieves the highest degree of latch-up protection. Address and data pin latch-up prevention is provided for stresses up to 100 mA from -1V to $V_{\rm CC}$ + 1V.

In order to meet the rigorous environmental requirements of automotive applications, Intel offers the 87C257 in extended Automotive temperature range. Operational characteristics are guaranteed over the range of -40°C to +125°C ambient.

*HMOS and CHMOS are patented processes of Intel Corporation.




Figure 1. Block Diagram

August 1992 Order Number: 290142-004

290142-1

Pin Names						
A ₀ -A ₁₄	ADDRESSES					
00-07	OUTPUTS					
ŌĒ	OUTPUT ENABLE					
CE	CHIP ENABLE					
ALE/V _{PP}	Address Latch Enable/V _{PP}					
N.C.	NO CONNECT					
D.U.	DON'T USE					

	87C64	_	C257	87C64
VPP ALE/VPP 1 28 VCC VCC PGM A12 A7 A3 26 A13 N.C A8 A8 A8 A8 A8 A8 A8 A8 A9 A9 A11 A2 A3 A2 B 21 A10 A10 ALE/O A10 ALE/O A10 ALE/O A10 ALE/O A10 ALE/O A10 ALE/O A11 A11 A11 A11 A11 A10 ALE/O A10 ALE/O A10 ALE/O A10 ALE/O A11 A11 <td>A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2</td> <td>A₁₂ 2 A₇ 3 A₆ 4 A₅ 5 A₄ 6 A₃ 7 A₂ 8 A₁ 0 0₁ 0 10 0₁ 11 0₂ 0 13</td> <td>27</td> <td>PGM N.C A8 A9 A11 OE A10 ALE/CE O7 O6 O5 O4</td>	A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2	A ₁₂ 2 A ₇ 3 A ₆ 4 A ₅ 5 A ₄ 6 A ₃ 7 A ₂ 8 A ₁ 0 0 ₁ 0 10 0 ₁ 11 0 ₂ 0 13	27	PGM N.C A8 A9 A11 OE A10 ALE/CE O7 O6 O5 O4

Figure 2. DIP Pin Configuration

NOTE: Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent.




Figure 3. PLCC Lead Configuration

NOTE:
Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent.


AUTOMOTIVE TEMPERATURE EPROMS

Intel automotive EPROMs have received additional processing to enhance product characteristics. The automotive temperature range is -40° C to $+125^{\circ}$ C during operating modes.

AUTOMOTIVE OPTIONS

Versions

Speed	Packaging Options				
Versions	Cerdip	PLCC			
-120V10	AD	AN			
-200V10	AD	AN			



Burn-In Bias and Timing Diagrams



ABSOLUTE MAXIMUM RATINGS*

Operating Temperature During Read40°C to +125°C
Temperature Under Bias + 40°C to + 125°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to Ground2V to +7V(1)
Voltage on Ag with Respect to Ground2V to +13.5V ⁽¹⁾
V_{PP} Supply Voltage with Respect to Ground During Programming2V to +14.0V ⁽¹⁾
V _{CC} Supply Voltage with Respect to Ground2V to +7.0V ⁽¹⁾

Maximum Junction Temperature (T _J) 140°	С
Maximum Thermal Resistance	
Junction to Ambient (θ_{JA}) :	
Cerdip	Ν

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION

DC CHARACTERISTICS TTL and NMOS inputs $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$

Symbol	Parameter		Notes	Min	Typ(2)	Max	Units	Test Condition
ILI	Input Load Current				0.01	± 1.0	μΑ	$V_{IN} = 0V, 5.5V$
l _{LO}	Output Leakage Current				0.01	±10	μΑ	V _{OUT} = 0V, 5.5V
ISB	V _{CC} Current Standby Switching					10	mA	CE = ALE = VIH
	with Inputs— Stable]			1.0	mA	CE = VIH, ALE = VIL
ICC ₁	V _{CC} Current Active		4			30	mA	CE = V _{IL} , ALE = V _{IH} f = 5 MHz, I _{OUT} = 0 mA
VIL	input Low Voltage (±10% Supply)		1	-0.5		0.8	٧	
V _{IH}	Input High Voltage (± 109	6 Supply)		2.0		V _{CC} + 0.5	٧	
VOL	Output Low Voltage					0.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage			2.4			٧	$I_{OH} = -400 \mu A$
los	Output Short Circuit Curre	nt	5			100	mA	

DC CHARACTERISTICS CMOS Inputs -40° C $\leq T_{A} \leq +125^{\circ}$ C

Symbol	Paramete	er	Notes	Min	Typ(2)	Max	Units	Test Condition
լլլ	Input Load Current				0.01	± 1.0	μΑ	V _{IN} = 5.5V
I _{LO}	Output Leakage Curre	ent			0.01	± 10.0	μΑ	V _{OUT} = 05, 5.5V
I _{SB}	V _{CC} Current Standby	Switching	3			6	mA	CE = ALE = VIH
	with Inputs—	Stable				100	,μΑ	CE = VIH, ALE = VIL
I _{CC1}	V _{CC} Current Active		4			15	mA	CE = V _{IL} , ALE = V _{IH} f = 5 MHz, I _{OUT} = 0 mA
VIL	Input Low Voltage (±	10% Supply)		-0.2		0.8	٧	
V _{IH}	Input High Voltage (±	10% Supply)		0.7 V _{CC}		V _{CC} + 0.2	٧	
V _{OL}	Output Low Voltage					0.4	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage			V _{CC} - 0.8			٧	I _{OH} = -2.5 mA
los	Output Short Circuit C	urrent	5			100	mA	

NOTES:

2. Typical limits are at $V_{CC} = 5V$, $T_A = +25$ °C.

3. CE is V_{CC} ±0.2V. All other inputs can have any value within spec.

4. Maximum current value is with outputs O₀ to O₇ unloaded.

^{1.} Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is $V_{CC} + 0.5$ V which may overshoot to $V_{CC} + 2$ V for periods less than 20 ns.

^{5.} Output shorted for no more than one second. No more than one output shorted at a time. I_{OS} is sampled but not 100% tested.

5

READ OPERATION

AC CHARACTERISTICS(1) -40° C $\leq T_A \leq +125^{\circ}$ C

Versions		V _{CC} ± 10%	CC ± 10% 87C257-120V10		87C257	Units	
Symbol	Characteri	stic	Min	Max	Min	Max	Units
tACC	Address to Output Del	ay		120		200	ns
t _{CE}	CE to Output Delay			120		200	ns
t _{OE}	OE to Output Delay			55		75	ns
t _{DF} (2)	OE High to Output Hig	h Z		30		40	ns
t _{OH} (2)	Output Hold from Addi OE Change-Whicheve	•	0		0		ns
t _{LL}	Latch Deselect Width		50		50		ns
t _{AL} (2)	Address to Latch Set-	Jp	15		15		ns
t _{LA}	Address Hold from LA	тсн	30		30		ns
tLOE	ALE to Output Enable		30		30		ns


NOTES

- 1. See AC Testing Input/Output Waveforms for timing measurements.
- 2. Guaranteed and sampled.

AC CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%).	10 ns
Input Pulse Levels	OL to VOH
Input Timing Reference Level	1.5V
Output Timing Reference Level	Vii and Vi⊢

AC WAVEFORMS



NOTES:

- 1. This parameter is only sampled and is not 100% tested.
- 2. OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.


CAPACITANCE(1) TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Max	Units	Conditions
CiN	Address/Control Capacitance	6	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	12	рF	V _{OUT} = 0V


NOTE:

1. Sampled, Not 100% tested.

AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT



DEVICE OPERATION

Table 1 lists 87C257 operating modes. Read mode requires a single 5V power supply. All input levels are TTL or CMOS except Ag in Intelligent Identifier mode and Vpp.

Table 1. Mode Selection

Pins	CE	ŌĒ	Ag	Ao	ALE/	Vcc	Outputs
Mode		02	~9	~	Vpp	vcc	Outputs
Read	VIL	VIL	X (1)	×	Х	5.0V	D _{OUT}
Output Disable	VIL	V _{IH}	Х	х	Х	5.0V	High Z
Standby	V _{IH}	Х	Х	Х	Х	5.0V	High Z
Programming	V _{IL}	V _{IH}	Х	х	(Note 4)	(Note 4)	D _{IN}
Program Verify	V _{IH}	VIL	X	X	(Note 4)	(Note 4)	D _{OUT}
Optional Program Verify	V _{IL}	VIL	×	×	V _{CC} (Note 4)	(Note 4)	D _{OUT}
Program Inhibit	VIH	V _{IH}	х	x	(Note 4)	(Note 4)	High Z
Intelligent Identifier ⁽³⁾ -Manufacturer	V _{IL}	V _{IL}	V _H (2)	VIL	×	Vcc	89 H
Intelligent Identifier ⁽³⁾ -87C257	VIL	V _{IL}	V _H (2)	V _{IH}	х	V _{CC}	24 H

NOTES:

- 1. X can be V_{IL} or V_{IH} . 2. V_{H} = 12.0V ±0.5V.

- 3. A_1-A_8 . $A_{10-12}=V_{IL}$, $A_{13-14}=X$. 4. See Table 2 for V_{CC} and V_{PP} programming voltages.

Read Mode

The 87C257 has two control functions; both must be logically active to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and the device-select. Output enable (\overline{OE}) gates data to the output pins by controlling the output buffer. When the address is stable (ALE = V_{IH}) or latched (ALE = V_{IL}), the address access time (t_{ACC}) equals the delay from \overline{CE} to output (t_{CE}). Outputs display valid data t_{CE} after the falling edge of \overline{OE} , assuming t_{ACC} and t_{CE} times are met.

The 87C257 reduces the hardware interface in multiplexed address-data bus systems. Figure 4 shows a low power, small board space, minimal chip 87C257/microcontroller design. The processor's multiplexed bus (AD₀₋₇) is tied to the 87C257's address and data pins. No separate address latch is needed because the 87C257 latches all address inputs when ALE is low.

The ALE input controls the 87C257's internal address latch. As ALE transitions from V_{IH} to V_{IL} , the last address present at the address pins is retained. The \overline{OE} control can then enable EPROM data onto the bus.




Figure 4. 80C31 with 87C257 System Configuration

Standby Mode

The standby mode substantially reduces V_{CC} current. When $\overline{CE} = V_{IH}$, the standby mode places the outputs in a high impedance state, independent of the \overline{OE} input.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two contol inputs to accommodate multiple memory connections. Two-line control provides for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address decoder should enable \overline{CE} , while \overline{OE} should be connected to all memory-array devices and the system's \overline{READ} control line. This assures that only selected memory devices have active outputs while deselected memory devices are in low-power standby mode.

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in three supply current (ICC) issues—standby current levels, active current levels, and transient current peaks produced by falling and rising edges of Chip Enable. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-Line Control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed between V_{CC} and GND at the array's power supply connection. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

PROGRAMMING MODES

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word



can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

The programming mode is entered when V_{PP} is raised to its programming voltage (see Table 2). Data is programmed by applying an 8-bit word to the output pins (O_{0-7}) . Pulsing \overline{CE} to TTL-low while $\overline{OE} = V_{IH}$ will program data. TTL levels are required for address and data inputs.

Program Inhibit

The Program Inhibit mode allows parallel programming of multiple EPROMs with different data. With V_{PP} at its programming voltage, a CE-low pulse programs the desired EPROM. CE-high inputs inhibit programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

Program Verify

With V_{PP} and V_{CC} at their programming voltages, a verify (read) determines that bits are correctly programmed. The verify is performed with $\overline{CE} = V_{IH}$ and $\overline{OE} = V_{IL}$. Valid data is available t_{OE} after \overline{OE} falls low.

Intelligent Identifier Mode

The Intelligent Identifier Mode will determine an EPROM's manufacturer and device type. Programming equipment can automatically match a device with its proper programming algorithm.

This mode is activated when programming equipment forces 12V ± 0.5 V on the EPROM's A_9 address line. With A_1-A_8 , $A_{10}-A_{12}=V_{IL}$ (A13–14 are don't care), address line $A_0=V_{IL}$ will present the manufacturer's code and $A_0=V_{IH}$ the device code (see Table 1). When $A_9=V_{IH}$, ALE need not be toggled to latch each identifier address. This mode

functions in the 25°C ±5°C ambient temperature range required during programming.

ERASURE CHARACTERISTICS (FOR CERDIP EPROMS)

Exposure to light of wavelength shorter than 4000 Angstroms (Å) begins EPROM erasure. Sunlight and some fluorescent lamps have wavelengths in the 3000–4000Å range. Constant exposure to room-level fluorescent light can erase an EPROM in about 3 years (about 1 week for direct sunlight). Opaque labels over the window will prevent unintentional erasure under these lighting conditions.

The recommended erasure procedure is exposure to 2537Å ultraviolet light. The minimum integrated dose (intensity x exposure time) is 15 Wsec/cm². Erasure time using a 12000 $\mu\text{W/cm}^2$ ultraviolet lamp is approximately 15 to 20 minutes. The EPROM should be placed about 1 inch from the lamp. The maximum integrated dose is 7258 Wsec/cm² (1 week @ 12000 $\mu\text{W/cm}^2$). High intensity UV light exposure for longer periods can cause permanent damage.

CHMOS NOISE CHARACTERISTICS

System reliability is enhanced by Intel's CHMOS EPI-process techniques. Protection on each data and address pin prevents latch-up; even with 100 mA currents and voltages from $-1\mbox{V}$ to \mbox{V}_{CC} + 1V. Additionally, the Vpp pin is designed to resist latch-up to the 14V maximum device limit.




Figure 5. Quick-Pulse Programming Algorithm

Quick-Pulse Programming Algorithm

The Quick-Pulse Programming algorithm programs Intel's 87C257 EPROM. Developed to substantially reduce production programming throughput time, this algorithm can program a 87C257 in under four seconds. Actual programming time depends on the PROM programmer used.

The Quick-Pulse Programming algorithm uses a 100 microsecond initial-pulse followed by a byte verification to determine when the addressed byte is correctly programmed. The algorithm terminates if 25 100 µs pulses fail to program a byte. Figure 5 shows the Quick-Pulse Programming algorithm flowchart.

The entire program-pulse/byte-verify sequence is performed with $V_{CC}=6.25 V$ and $V_{PP}=12.75 V$. When programming is complete, all bytes should be compared to the original data with $V_{CC}=5.0 V$.

Alternate Programming

Intel's 27C256 Quick-Pulse Programming algorithms will also program the 87C257. By overriding a check for the Intelligent Identifier, older or non-upgraded PROM programmers can program the 87C257. See Intel's 27C256 data sheets for programming waveforms of these alternate algorithms.

In addition to the Quick-Pulse Programming Algorithm, the 87C257 has also been characterized for the Quick-Board Programming Algorithm. The Quick-Board Programming Algorithm was developed for specific automotive applications using Intel's 1.0 micron EPROM products. Contact the factory or an automotive sale representative for any information regarding the Quick-Board Programming Algorithm.



DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

Table 2

Symbol	Parameter		Test Conditions		
Syllibo.	rai aillotoi	Min	Max	Unit	rest conditions
ILI	Input Current (All Inputs)		1.0	μА	$V_{IN} = V_{IL} \text{ or } V_{IH}$
V _{IL}	Input Low Level (All Inputs)	-0.2	0.8	٧	
V _{IH}	Input High Level	2.0	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage During Verify	'	0.4	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	V _{CC} - 0.8		V	I _{OH} = -400 μA
I _{CC2} (3)	V _{CC} Supply Current		30	mA	
I _{PP2} (3)	V _{PP} Supply Current (Program)		50	mA	CE = VIL
V _{ID}	A ₉ Intelligent Identifier Voltage	11.5	12.5	٧	
V _{PP} (1)	Programming Voltage	12.5	13.0	٧	
V _{CC} ⁽¹⁾	Supply Voltage During Programming	6.0	6.5	٧	

AC PROGRAMMING CHARACTERISTICS


 $T_A = 25^{\circ}C \pm 5^{\circ}C$; see Table 2 for V_{CC} and V_{PP} voltages.

Symbol	Parameter	Limits				Conditions
		Min	Тур	Max	Unit	Johnson
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
tos	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0			μs	
t _{DH}	Data Hold Time	2			μs	
t _{DFP} (2)	OE High to Output Float Delay	0		130	ns	
t _{VPS} (1)	V _{PP} Setup Time	2			μs	
t _{VCS} (1)	V _{CC} Setup Time	2			μs	
tpw	CE Program Pulse Width	95	100	105	με	
t _{OE}	Data Valid from OE			150	ns	

NOTES:

3. The maximum current value is with outputs 00 to 07 unloaded.

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.




1. The input timing reference level is $V_{\parallel L} = 0.8V$ and $V_{\parallel H} = 2V$.

t_{OE} and t_{DFP} are device characteristics but must be accommodated by the programmer.
 To prevent device damage during programming, a 0.1 μF capacitor is required between V_{PP} and ground to suppress spurious voltage transients.
 During programming, the address latch function is bypassed whenever V_{PP} = 12.75V or A_g = V_H. When V_{PP} and A_g are at TTL levels, the address latch function is enabled, and the device functions in read mode.

5. Vpp can be 12.75V during Blank Check and Final Verify; if so, CE must be VIH.



ORDERING INFORMATION



Valid Combinations:

AD87C257-120V10 AN87C257-120V10 AD87C257-200V10 AN87C257-200V10

REVISION HISTORY

Number	Description			
004	Added the 120 ns speed bin			